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ABSTRACT

This thesis is concerned with the thermo-mechanical design, thermal modelling and
temperature profile measurement of a 100 GHz flip chip bump bonded MMIC
medium power amplifier.

Flip chip mounting offers superior RF performance in terms of output power, gain,
noise figure and bandwidth. The thennal challenge was to dissipate approximately
two watts of DC power from the GaAs MMIC (monolithic microwave integrated
circuit) through Au (gold) stud bumps which equates to less then 7% of the total
surface area of the die. Infrared thermographic images confirmed that the flip chip
MMIC amplifier was functional with all eight FET stages on the die clearly visible
and recording the highest temperatures. The primary circuit features of the MMIC
were clearly visible on the thermal image which implies that GaAs is transparent to
the infrared (IR) radiation detected by the IR camera. Infrared thermography is a
potential method of characterization of flip chip GaAs devices (not seen before).

Various substrate material combinations were modelled using Finite Element Analysis
tools in order to predict thennal gradients and heat flow paths through the structure.
Junction temperatures between 14°C and 49°C were predicted with substrates made
from BeO, AIN and AI2O3. Subsequent detailed geometric modelling of the structure
using optimised Au stud bumps predicted a junction temperature increase of 21°C for
the alumina substrate.

Infrared thermographic images of the flipped 100 GHz MPA reported an average FET
temperature increase of 11°C. These infrared micrographs were taken looking ‘down
through’ the 0.63mm thickness of GaAs die. When transmittance losses through the
GaAs were taken into account by using a correction factor to modify the emissivity
value on the IR camera, a corrected temperature increase of 17°C was recorded.
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After extensive RF testing of the x4 multiplier amplifier module, thelOO GHz MPA
MMIC was detaehed from the alumina substrate. Visual inspection under a high
power optical microscope revealed no evidence of any thermal damage on the MMIC
surface. It is clear that the thermal bumps located close to the FET’s extracted a
significant portion of the heat from the chip reliably.
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Glossary of Tenns and Symbols

MMIC

Monolithic Microwave Integrated Circuit

RF

Radio Frequency

GaAs

Gallium Arsenide

GHz

GigaHertz [lO'^]

MPA

Medium Power Amplifier

ESA

European Space Agency

GSTP

General Support Technology Programme [ESA Programme]

MCAD

Mechanical Computer Aided Design

FEA

Finite Element Analysis

FE'F

Field Effect Transistor

CPW

Coplanar Waveguide

MS

Microstrip (I'ransmission Line)

WRIO

WRIO Waveguide is the standard rectangular transmission waveguide
covering the 75-110 GHz frequency band [2.54mm x 1.27mm]

UG387/U-M

Standard flange connection for WRIO waveguide using 4 x 4-40UNC screws

FET

A Field Effect Transistor (FET) is a type of transistor commonly used for
weak signal amplification. The device can amplify analog or digital signals. It
can also switch DC or function as an oscillator

GaAs FET

a Gallium Arsenide Field Effect Transistor is a specialized type of FET that
is used in amplifier circuits at very high, ultra high and microwave radio
frequencies. This spans the electromagnetic radiation spectrum from
approximately 30 MHz up to the Infrared band. The GaAsFET is known for
its sensitivity, and especially for the fact that it generates very little internal
noise

Transistor

a transistor regulates current or voltage flow and acts as a switch or gate for
electronic signals

MIE/SEMl

Military or SEMITHERM standards for electronic components and systems

DEEPHI

which stands for DEvelopment of Libraries of PHysical models for an
Integrated design environment) is a three-year project awarded under the
micro-electronics domain of the Esprit III work programme,

Rtii

is defined as the thermal resistance of the layer between one surface of an
electronic device and its mounting surface
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TADAR

Product name -A passive people-sereening deviee used for airport security
for detecting contraband and concealed weapons designed and developed by
Smiths Detection Ireland Ltd.

PHEMT

Pseudometric High Electron Mobility Transistor

MTBF

Mean Time Before Failure

PAE

Power Added Efficiency

MTTE

Mean Time To Failure

MESFET

Metal-Semieonduetor Field Effeet Transistor

ENA

Low Noise Amplifier

FTL

Farran Technology Ltd
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Chapter 1

Introduction & Motivation

1.0

Thesis Goal

The primary goal of this thesis is to detennine the thermal characteristics of a lOOGHz
‘flip chip’ MMIC when attached to a ceramic substrate using gold (Au) stud bumps.
This is achieved by modelling using an appropriate FEA software package and
subsequently verified through both contact and non contact thermal measurements.
This objective is to minimise the junction to case (Rojc) thermal resistance of the
package, thereby increasing the overall reliability of the amplifier. Modelled thermal
gradients are validated by measuring the temperature at critical locations throughout
the amplifier. This is achieved by using a combination of infrared thermography for
the sensitive non contact surfaces, such as the active circuit side of the 50 GHz
amplifier MMIC and the reverse face and edges of the 100 GHz flip chip MMIC.
Direct temperature measurements are taken using miniature thermocouples mounted
onto the metal body and the less sensitive packaged electronic components.

1.1

Background

Radio Frequency (RF) components utilising state of the art Monolithic Microwave
Integrated Circuit (MMIC) give competitive advantage to those organisations that can
successfully design and manufacture components and systems that utilise these chips.
One of the best examples of increased integration into ever decreasing package size is
mobile phone technology which generally operates in the 1 to 3 GHz band. The
functionality available in todays mobile phones is a great example of complete
systems being integrated into a single chip. Another commercial application is
automotive radar sensors, operating at the much higher fi-equency of 77 GHz, which
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is cun'ently available on the Mercedes Benz S, E & C class. However, this technology
has not been developed overnight, and has in many cases evolved from high budget
military and space programmes over the last forty years. The primary source of this
leading edge technology have by and large been US led with companies such as
Velocium (Northrup Grumman), HRL (Hughes Research labs). Jet Propusion
Laboratory (JET) at NASA, being at the forefront of this technology often with
critical links to US educational establishments. European based MMIC design and
fabrication sources are led by United Monolithic Semiconductors (UMS) in France
which have a commercial 77 GHz chipset, and the Fraunhofer Institute for Applied
Solid State Physics (lAF) in Germany which is producing leading edge work in the
design and fabrication of high frequency MMIC’s.

RF performance parameters such as high power, large bandwidth, low noise and the
movement towards achieving constantly higher nominal operating frequencies [>100
GHz and beyond] create new packaging challenges. These challenges coincide with
the primary objective of this thesis; the attachment of the die to the substrate is critical
so that it meets various electrical, thermal and physical requirements. Gold stud bump
bonds are used to provide the shortest RF path from the die pad to the track on the
substrate while at the same time providing a good thermal path for the heat to flow
from the heat generating FET’s. Typical examples are shown in figure 1.1 below.

Figure 1.1: Typical Au Stud Bumps attached to CPW Substrate
(Target size: 75um diameter x 25um high - CPW^Coplanar Waveguide)
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The work presented in this thesis is part of a European Space Agency (ESA) General
Support Technology Program (GSTP) project titled ‘TOO GHz Monolithic Multiplier
and Power Amplifier”. The goal of this project is to develop state-of-the-art MMIC
chipsets. The chipset consists of four independent MMlC’s; a 25 to 50 GHz x2
multiplier, a 50 GHz power amplifier, a 50 to 100 GHz x2 multiplier and a 100 GHz
medium power amplifier (MPA).

Applications for this chipset include a Local Oscillator [LO] for a heterodyne receiver
for ESA applications such as earth remote sensing, astrophysics or plasma
diagnostics. ESA GSTP deals with technologies that have been reasonably “matured”
and ideally furthers its development up to a stage where it is almost “ready to take”
by a specific project. The GSTP activities aim at the pre-development and, if needed,
the qualification of identified critical technologies required by future space projects
for the European Space Agency.

The TADAR mm-wave imaging camera designed and developed by Smiths Detection
Ireland Ltd for airport security applications is a new and emerging market area
utilizing similar MMIC technology. This is a completely passive system where the
natural radiation emitted by the human body is captured by a receiver system and
foreign objects such as knives or guns can be detected and observed on a computer
screen.

Figure 1.2: 100 GHz x4 Multiplier Amplifier Module [60mm x 47mm x 30mm].

Thermo-Mechanical Design and IR Measurement of a 100 GHz Flip Chip MMIC - June 2007

In order to interface with the other components in the ESA system, standard WRIO
waveguide (75-110 GHz) with UG387/U-M flange is chosen for the output port as
shown in figure 1.2. The input port is a co-axial ‘K type’ connector (not visible in
photograph) which can operate up to 40 GHz. The mechanical housing should be as
small and lightweight as possible and designed so that costs associated with
packaging these devices are minimised. The target output power for the packaged x4
multiplier amplifier module is 20 dBm (lOOmW) over the 85-100 GHz band. In order
to achieve the 20 dBm output power over the specified band, it is imperative that
transmission losses between the input and output ports are kept to an absolute
minimum. This is really critical at the higher frequencies (85-100 GHz) and so flip
chip bump bonding is selected as the die to substrate attachment method for the
second stage doubler and final stage 100 GHz MPA so that the output power can be
maximized.

This thesis is primarily concerned with the thermal design, FEA modelling and
temperature profile measurement of the 100 GHz Flip chip MPA. The reason tor
selecting the 100 GHz MPA MMIC is because it consumes the highest DC power and
has the least surface area available to conduct the heat away from the chip due to the
"flip chip’ mounting arrangement. Flip chip mounting is an alternative to the more
conventional soldered or epoxied die to carrier attachment method where Au (gold)
wire or ribbon bonds provide the electrical connection to a lead frame or substrate.
Flip chip mounting is expected to offer better RF performance at high frequencies due
to the short (20-30 microns) RF signal path lengths.

1.2

Power Density Baseline for Medium Power Amplifiers

High RF output power and broad bandwidth are usually the key performance
indicators for medium power amplifiers. However, this research project is more
concerned with the DC input power (drain voltage Vd x drain current Id) to the device.
The relationship between power density and junction temperature is of primary
concern. This is the baseline in terms of heat flux, or heat per unit area to be removed
from the chip, from which comparisons can be drawn with similar related work.
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The ultimate environment for the integrated 94 GHz medium power amplifier is
spaee. However, the eomponent that is under eonsideration in this projeet is a
demonstrator unit and so will not be subjeeted to the rigors of spaee flight
environmental testing (thennal eyeling, vibration & thermal vacuum). Typically, the
maximum junction temperature allowable for space qualified components is 115°C.
Every degree centigrade that the component runs above 115°C reduces the lifetime of
that part and the MTBF is reduced accordingly. There is no convection cooling in
space and all thermal testing conducted on these parts prior to launch must be done
under vacuum conditions. In contrast, the corresponding commercial component
typically have a maximum junction temperature of 150°C.

1.3

Scope of literature review

The literature review was undertaken with determining state of the art in the following
areas;

(a) Flip chip bump bonding of IC’s particularly at RF frequencies [MMIC’s]
(b) Numerical and experimental methods developed for thermal
characterisation of packaged electronic components [Resistor networks,
junction to case thermal resistance (Rojc), etc]
(c) FEA modelling of MMIC’s, adhesive layer, substrate/carrier material and
any other packaging materials
(d) Temperature measurement techniques for IC/MMIC’s and in particular
non contact methods [IR] used for the miniature FET’s region of the
semiconductor chip

1.4

Thesis structure

Chapter 1 introduces the purpose and motivation for carrying out this work. The
primary goal stated is ‘to detennine thermal characteristics for a 100 GHz medium
power amplifier by modelling and measurement’. The background describes how this
work is part of an ESA GSTP project titled “100 GHz Monolithic Multiplier and
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Power Amplifier” and the goal is to develop state-of-the-art MMIC chipsets. Current
practice in the packaging of high frequency RF MMlC’s is reported. An evaluation of
this data subsequently leads directly into the packaging methodology for this project.

Chapter 2 presents a comprehensive literature review of all the data ranging from the
MMIC die to the final packaged amplifier. Resistor networks are investigated,
introducing the analogy between ohms law where current flow I, potential difference,
V, between two points in an electrical circuit, and resistance R, are compared to the
thermal resistance offered by each individual component of an electronic package. It
describes how each layer has a specific thermal resistance which is dependant on the
thermal conductivity of the layer material, the surface area through which the heat
flows and the thickness of the layer.

Chapter 3 details the thermo-mechanical design of the integrated x4 multiplieramplifier. The mechanical / thermo-mechanical design methodology is introduced and
Mechanical Computer Aided Design (MCAD) models of the x4 multiplier amplifier
module are presented. High magnification digital photographs of the assembled
component show the mounting arrangement tor the flip chip MMIC. Fourier’s first
law of thermodynamics is used to obtain a first order approximation of the thermal
resistance Rojc between junction and case for the package. The ceramic substrate with
the bump bonded x2 multiplier and 100 GHz MPA MMIC’s are presented. Excel
spreadsheets are used to simulate different engineering parameters in the build
standard and some useful first order of merit results are presented.

Chapter 4 presents the methodology used and the results obtained for the thermal
modelling of the flip chip MMIC attached to the alumina substrate with gold bump
bonds. Initially, a quarter section MMIC, substrate and square gold [Au] bump are
modelled in ANSYS. Various substrate materials such as alumina, aluminium nitride
and quartz are modelled and the predicted temperature increase for a single FET with
a heat load of 0.24 watts is calculated. Three dimensional (3D) models of the flip chip
assembly are imported into the Ansys 8 workbench environment. This arrangement
provides a more accurate interpretation of the actual lOOGHz MPA die, gold stud
bumps and alumina substrate. The most detailed Ansys model predicts a junction
temperature increase of 31 ‘^C above the alumina base reference temperature. It was
19
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found that the thermal conductivity of the substrate had a significant impact on the
maximum junction temperature. The temperature increase for the aluminium nitride
substrate (AIN) was approximately one third of its the alumina equivalent. Therefore,
for high power density application, AIN is the recommended substrate material.

The thermal characterization of the 100 GHz flip chip MMIC using infrared [IR]
thermography is demonstrated in chapter 5. Surface temperature measurements of
integrated circuits and MMIC’s is discussed and some background information is
presented on infrared thermography. Emissivity is introduced and its influence on
obtaining accurate temperature readings for an integrated circuit is discussed. This
chapter presents new and novel infrared thermal images of the flip chip MMIC clearly
showing the eight power consuming FET areas on the chip at a higher temperatures.

The concept of an ‘infrared window’ is discussed in this chapter. The transmittance of
GaAs at the operational frequency of the IR camera (3-5 microns wavelength) has
helped to produce such excellent images of the circuit face of the MMIC. This
thermograph was included in the final report for ESA [contract #
15820/01/NL/FM(SC)] which ‘verified a DC power consumption’ for the 100 GHz
MPA. This was the only verifiable proof of operation of this chip and demonstrated
that the bump bonds were functional. As a result, IR thermography is shown and
demonstrated as a useful diagnostic tool for flip chip (limited visual inspection), high
frequency, integrated multichip modules.

Chapter 6 reports on the findings of the examination that was carried out on the 100
GHz flip chip MMIC after the first alumina tile is removed from the metal housing of
the x4 module. This was done after considerable testing had revealed no significant
RF output power for the module. This alumina tile was removed by prising a scalpel
blade under it and severing the silver epoxy joint which held it in place on the gold
plated aluminium housing. The alumina tile fractured as expected but the area with
the flip chip MMIC came away relatively intact. The 100 GHz MPA MMIC was
separated from the alumina in a similar fashion. The photograph of this MMIC is
shown in figure 6.1. There appeared to be no catastrophic thermal damage visible on
the surface of the MMIC.
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Overall results and conclusions are presented in chapter 7 and some interesting areas
for future research work are suggested.
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Chapter 2

Literature Review

2.0

Background

Wireless communications requires circuitry that can operate at frequencies greater
then 2 GHz and at high power levels. Analog Gallium Arsenide (Ga.\s)
semiconductors are frequently used in these applications and produce additional
challenges for thermal engineers compared to silicon semiconductors. Whereas
thermal characterization modeling and experimentation for silicon devices typically
assumes a uniform distribution of heat generation across the top surface of the
semiconductor die, this assumption is not applicable for GaAs devices [9]. The
thermal conductivity of GaAs is approximately one third that of silicon, and heat
generation is concentrated in a few discrete locations resulting in large thermal
gradients and non isothermal surfaces. Thermal characterization of GaAs devices
requires understanding of heat generation and temperature prediction within sub
micron length scales. In addition devices used for power applications have inherently
high heat flux densities.

2.1

Physical Description of the Thermal Problem

Understanding thermal issues with GaAs FETs (Field Effect Transistors) and MMIC’s
first requires some knowledge of their physical characteristics and how the devices
operate. A Field Effect Transistor (FET) is a type of transistor commonly used for
weak signal amplification. The device can amplify analog or digital signals. It can
also switch DC or function as an oscillator. A typical GaAs FET consists of several
source and drain contacts with gate contacts between them. The contacts consist of
metal pads on the surface of the GaAs as shown in figure 2.1. The gate metal is the
T" shaped metal with a contact length of 0.25um in the photograph in figure 2.1. This
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is called the gate length Ig. The tenn channel length refers to the length of one
channel and this is 125 microns in figure 2.1. Some textbooks refer to this as the gate
width Wg. The sum of the channel length is ealled the FET periphery (a FET with
eight 100 micron channels would have a FET periphery of 800 mierons). Figure 2.1
shows another common parameter in GaAs FET thermal analysis, namely the gate to
gate spacing. This spacing may be constant or an alternating pattern. The geometry
was generated from a thermal model of a FET where the gate to gate spaeing was an
alternating pattern 25 microns / 40 microns. These FET dimensions will act as a
reference point with the FET’s on the 100 GHz MPA and power levels can be cross
referenced in order to detennine how the two compare in terms of peak power per
channel length.

FET Motnili/ntion
AirUricl^^f; not shown
for cliinty

,.r.I

111111 11

.

• 11

Figure 2.1: Top image illustrates the surface metallization for an FET.
The lower image is an electron microscope photograph of a cross section through one gate [9],
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The non-uniform distribution of heat generation in GaAs deviees, where heat ean be
eoneentrated in a few discrete locations, for example, the power FET location close
to the output bond pad, results in large thermal gradients across the die. The plot in
figure 2.2 below shows a temperature difference of about 70

from the hottest

region which is located under the FET gate channels to the non active area along the
surface of GaAs chip. The contour plot shown below [9] was generated from a
numerical model that assumes the base of the GaAs was isothermal.

CD

Figure 2.2: GaAs MMIC surface temperature contour plot [9],

Peak dissipated power levels in GaAs FETs are on the order of IW/mm of FET
channel length, but actual application values may be significantly less [9][10]. The
peak dissipated power for one FET in the 100 GHz MPA is 0.24W divided by
0.18mm total gate width which is equal to 1.33W/mm. This is a worst case senario
assuming that all DC power is converted to dissipated heat, which is obviously not the
case as some of this power will be converted to useful RF output power. This limit
primarily comes from the breakdown voltage of the GaAs semiconductor, which is
24
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slightly less than 20V. Power added efficiency is a common term that is simply the
RF generated power divided by the total input power (electrical and RF).

Next generation commercially available 0.125 micron Gallium Nitride (GaN)
transistors, operating at the higher breakdown voltage of 30V, with 6.9 W/mm power
density, 9 dB gain and 51% PAE at 10 GFlz have been fabricated [10]. This new
higher limit primarily comes from the higher breakdown voltage of GaN (30V)
compared to GaAs semiconductor, which is slightly less then 20V [9]. Methods for
predicting temperature fields in GaAs FET’s range from scaling known results from
similar devices to full scale numerical modelling.

2.2

Field Effect Transistor (FET) Thermal Model using Finite Element

Analysis
The physical structure of an FET is described in Figure 2.1 above. An example of a
FET thermal model temperature distribution is shown in Figure 2.3. This figure
illustrates the strong temperature gradients near the FET channels. This model was
generated by continually refining the mesh in regions of high temperature gradient.
The large spatial scale range required to model the device is also shown by comparing
the zoomed-in portion of the FET channels to the overall dimensions of the MMIC.
The MMIC dimensions are in thousands of microns while the gate length is less than
one micron. An alternative technique to continual mesh refinement is to apply
temperature boundary conditions from coarser models to finer models. In this
approach, the substrate, die attach and a coarse representation of the FET are modeled
to supply temperature boundary conditions to a finer meshed model that resolves the
channel region [9].
Detailed modelling of this nature requires a thorough understanding of the make-up
of the FET region as the various metals, such as gold plating, first metal, ohmic metal,
gate metal, silicon nitride and of course GaAs are all shown to in figure 2.3. The
geometrical shape and thickness of each layer have been carefully built up and the
temperature contours extend out to about 18 "C (dark blue colour) below gate metal
tor a dissipation of 460mW/mm. The FEA model shown in figure 2.3 below describes
a typical GaAs EET and a cross sectional view reveals the different materials that
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make up the structure (gate metal, silicon nitride, ohmic metal, first metal, gold
plating and GaAs) In this example, an 18 "C temperature rise across the GaAs chip is
recorded for a heat dissipation of 460mW/mm of total FET gate channel width. This
is about one third of the heat that will have to be dissipated in the 100 GHz MPA
FET. This implies that a significant quantity of heat will have to be dissipated through
the gold stud bumps. This will be covered in detail in the modelling section
(chapter 4).

Figure 2.3: Example of FEA thermal model showing temperature contours [9]

2.3

Design Considerations

Thermal engineers often spend considerable effort designing system cooling
techniques where employing forced convection or better heatsinks or materials will
reduce the system temperature by tens of degrees. Because so much of the total
temperature rise from the junction to ambient for GaAs FETs is within the GaAs, it is
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useful to consider the thermal impact of various FET designs. While many MMIC’s
have been designed without detailed thermal design, the advantages of considering the
complete thennal picture are obvious [9].

Figure 2.4 illustrates a design trade-off for a 1250 pm FET comparing three potential
FET layouts. Each of the three layouts has a 1250 pm periphery (10 x 125 microns,
12 X 104 microns, and 16 x 75 microns). The choice of FET layout involves more
than just thermal considerations (electrical performance is of primary concern for
commercial reasons) but note (from figure 2.4) that temperature reductions of up to
35°C are possible by increasing the gate to gate spacing. For example, the 75 micron
finger length (blue line) is showing a temperature rise of 96 °C at 24 microns gate to
gate spacing while the temperature rise is far lower at just 62 ”C at 70 microns gate to
gate spacing. The gate to gate spacing in the 100 GHz FET is 17 microns but this
could possibly be increased to 30 microns as it is a dual gate device. The gate width is
45 microns in the 100 GHz chip. This will be discussed in greater detail in chapter 3.
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In order to gain an insight into how the FET design geometry impacts on the
temperature increase tor the 100 GHz MPA MMIC, an equation based solution is
used [49] based on extracting the key dimensional data (e.g. gate length, gate width,
gate to gate spacing, number of gates and die thickness) from the dxf files of the chip.
The equations are based on the FET - microstrip analogy since the equations for
impedance and capacitance of the TEM line have already been solved [52]. As Wilson
[9] outlines above, the FET design can have a significant impact on the temperature
rise within the MMIC itself and this will be quantified for the 100 GHz MPA in
chapter 3.

2.4

Background to Thermal Characterization using Resistor Networks

The accurate prediction of operating temperatures of temperature sensitive electronic
parts is hampered by lack of reliable standardized input data [1]. Component
manufacturers (1995) supplied to end users experimental data which characterise the
thermal behavior of packages under a set of standardised and idealised conditions.
These normally involve the junction to case thermal resistance (a conduction heat
flow problem from the heat generating FET to the outside of the case through the
various material combinations) or the junction to ambient thermal resistance (a
conduction problem as detailed above combined with a convection heat flow problem
from the external surfaces of the component to the surrounding fluid - usually air)
according to MIL or SEMI standards. Lasance [1] proposed a new approach based on
the derivation of a simple resistance network starting from a detailed model, using
optimization techniques. The proposed method was applied to two cases; the first a
“validation” chip and secondly a “208-PQFP” component whose structure differs
significantly from the MMIC and is therefore not directly relevant to this project.

In the method of Bar-Cohen [3] for the thermal characterization of mono-chip
packages, packages are represented by a star shaped network in which thermal
resistors radiate from the junction node to nodes on the surface and to the node for
the leads. A simple star shaped resistor network is shown below in figure 2.5. The
centre point of the resistor network is the heat generating FET junction and four
resistors radiate out from this point representing the top, sides, bottom and leads
respectively. The method employed to generate the network was to set up a detailed
28

Thermo-Mechanical Design and IR Measurement of a 100 GHz Flip Chip MMIC - June 2007

thermal conduction model in ANSYS which was calibrated in respect of the die to
encapsulant contact resistances by means of a fluid bath measurement. The idea of a
‘well stirred’ fluid bath is that it approximates an isothermal (of the same temperature
throughout) case. Knowing the temperature of the fluid bath, the boundary
temperature of the case surfaces can be input to the ANSYS conduction model for a
package. A series of ANSYS runs were performed with a set of different
temperatures applied to the faces and leads of the package corresponding to the nodes
of the network model. A least squares fit was used to find the best set of thermal
resistors that matched the ANSYS generated results.

2.4.1

Methods for Generating Compact Thermal Models (CTM)

A Compact Thermal Model (CTM) is a behavioural model that aims to accurately
predict the temperature of an electronic package only at a few critical points - e.g.
junction, case and leads. It does so using far less computational effort then geometric
CAD models of the package where large differences in lengths (e.g. gate length of
0.15 microns [0.15 E-6 metres] compared to package length in centimetres [lE-2
metres]) result in large meshing inefficiencies in the FEA package. At the board and
sub-system level, where many electronic components are mounted together, the
computational effort required becomes unworkable from a practical point of view.
Therefore, a CTM which is not constructed to try to mimic the geometry and material
properties of the actual component, is an alternative solution at attempting to predict
temperatures at critical points in the system.
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Figure 2.6 below shows a simple resistor with three elements radiating from the heat
generating junction J out to the top T, side S and bottom B. Natural convection
cooling is in the numerical range of 5-10 W/m"K and is represented by the second
row in the table. The thermal resistance of each radiating resistor is 50, 43 & 95 K/W
for Rj 1, Rjb & Rjs respectively. The results are shown for the three resistor BC
method for a variety of uniform heat transfer coefficients. The last row of table 2.6
applies effectively infinite heat transfer coefficients which means that the surfaces of
the package are at a constant uniform temperature.
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Figure 2.6; Results of the Three Resistance Bar-Cohen (BC) compact model of the Validation Chip
Model (VCM).
Uniform boundary conditions ( a jop. bot, side, lead is the heat transfer coefficient from respectively TOP,
BOTTOM,SIDE & LEADS of the package to the environment [W/m^K ) [1].

Figure 2.7 below shows the results for the three resistor BC method for a variety of

non-uniform heat transfer coefficients. The numbers in the vertical columns in the
table immediately above are convection heat transfer co-efficients where the number
one at the top represents still air and as we move to the bottom of the column, the heat
transfer co-efficient increases exponentially (1, 10, 100...10E9) to 10E9 which
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represents an infinite heatsink or a very large heat transfer co-efficient. Again, if we
look at the heat transfer coefficient ot 10 W/m K in the second row, it gives the same
delta T junc value of 62.4K as for the uniform boundary conditions but the % error is
5.8% as opposed to 3.2% in figure 2.7. Comparing the error column between the
uniform boundary conditions applied to all faces in figure 2.6 and the non-uniform
boundary conditions in figure 2.7, it failed to predict sufficiently accurately the
junction temperature for all other boundary conditions of interest, such as for natural
and forced convection, cold plates, heat sinks and fluid baths.
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Figure 2.1 \ Results of the eight resistanee compact model of the Validation Chip Model (VCM) various
boundary conditions [1]

In conclusion, the results in [1] simplified the Bar-Cohen method but concluded that
it could only be used as a ‘first order figure-of-merit’ as the accuracy of the predicted
Junction temperature is severely degraded when different boundary conditions are
encountered. The paper went on to produce the eight resistance compact model by
adding surface to surface resistances, which for strongly non-uniform boundary
conditions, reflect the extra resistances heat paths. Abandoning the unrealistic
boundary conditions, such as values for heat transfer coefficient of lO’*^ or 10^^, or
very low values for the leads turthermore improved the accuracy of the compact
model.
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The EU funded projeet, DELPHI (DEvelopment of Libraries of PHysieal models for
an Integrated design environment) led by H Rosten [2][3], whieh eommenced in
November 1993, involved six companies from five European member states. The
ufimate goal of the DELPHI project was to get component manufacturers to supply
validated thermal models of their parts to end users by adopting the experimental
techniques used to validate the detailed thermal conduction models of the parts, and
the methods to generate compact models.

The traditional method used by electronic component manufactures to represent their
thermal data was by a thermal resistance as defined by;

Rth = (T - Trer)/Q

where Rth is the thennal resistance of the package, T is a critical (e.g. Junction)
temperature, T,ef is a reference temperature and Q is usually the steady state
dissipation of the component.

Some important questions were raised by Rosten & Lasance in DELPHI [1] relating
to the deficiencies of the existing thermal characterization of mono-chip packages.
Firstly, what exactly is the value of junction temperature and can this temperature be
measured? If not, which temperature is measured and is this temperature
representative for reliability analysis of the 1C?

Applying these question to the 100 GHz MPA, the junction temperature is hereby
defined as the temperature just immediately underneath the gate metallisation in the
FET region of the MMIC. As the gate length for the fabrication of the 100 GHz
chipset is the 0.13 micron process, then it can be stated with a reasonable degree of
certainty that it will not be possible to measure the junction temperature as defined by
Rosten & Lasance. As the surface of MMIC is extremely fragile containing both
active (FET’s) and passive (resistor, capacitor, air bridges) devices, then any
temperature measurement technique employed will have to be of a non-contact nature.
One of the active heat generating FET areas on the MMIC, which measures
approximately 50 microns x 50 microns, would be a reasonable target for a non
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contact temperature measurement instrument and would give an average FET
temperature for the MMIC. This is explored in greater detail in chapter 3.

The next question posed by Rosten & Lasance relates to the reference temperature
and how this temperature can be unambiguously defined? In this work, the reference
temperature is defined as the surface temperature of the Au plated aluminium body.
As the heat generating MMIC’s are located at the approximate centre point of the
machined aluminium block, and as aluminium has a high thermal conductivity (~170
W/m.K), then the reference temperature is defined as the surface temperature of the
body, or ease as is more commonly used in the electronics industry. This temperature
can be easily measured by attaching a thermocouple to this surface using an adhesive
tape and reading the temperature directly on a suitable digital multi-meter. The
authors also pose the question; ‘Does it make sense to define only one reference
temperature for every components?’ This question will be discussed in greater detail
in the ANSYS modelling section of chapter 4 and in the actual thermal
characterization of the amplifier in detailed in chapter 5.

The conclusions ifom DELPHI part I showed that new experimental methods for
validating conduction models, such as the 3, 6, 7, 8 resistanee network models with
both uniform and various boundary conditions, had been developed to suit both
component manufacturer and end user. DELPHI Part 1 dealt with steady state thermal
characterization; transient thermal behaviour was not studied. However, in its
conclusion in DELPHI Part I, it suggested that an equal effort was required in the
future to do so.

In a following DELPHI part II project [3], researchers looked at experimental and
numerical methods for achieving thermal characterization as set out in DELPHI Part
1. The experimental methods comprised two ‘novel experimental methodologies’, the
double eold plate method (DCP) [figure 2.8] and the submerged double jet
impingement method (SDJI) [figure 2.9].
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Figure 2.8: Double cold plate (DCP) fixture [3],

The key features of these thermal test methods were to provide well defined boundary
eonditions that mimic all possible service applications in a cost effective, repeatable
way. Interface thermal resistance was examined and it was concluded that even where
good design practices were used in the package construction, the interface resistances
are a ‘major contributing factor’ to the total thermal resistance. The tenn ‘thermal
resistance’ is defined as the thermal resistance of the layer between one surface of an
electronic device and its mounting surface.
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Parry [4] developed a Component-Level Thermal Compact Model of a C4/CBGA for
the Motorola PowerPC 603/604 RISC microprocessor. As the intrinsic package
conduction thermal resistance is very low, proper thermal control is primarily
dependent upon the system level design. Figure 2.10 shows the star shaped network
with resistors representing the different material combinations as they radiate from
the die to the surfaces of the package. A ‘best network’ is also shown for the
C4/CBGA package.

C4/CB6R Package
Die 1
C4iUiHierfill ‘^B*B“g"0 fl^yg
Ceramic Substrate

Detailed Model

Figure 2.10; Resistance network diagram of the C4/CBGA package [4],

2.5

Transient Junction-to-case Thermal Resistance

High-power packages show a characteristic three dimensional heat flow resulting in
large lateral changes in chip and case surface temperature. Szabo [23] proposed an
unambiguous definition for the Roue junction to case thermal resistance as a key
parameter of such packages based on a transient measurement technique ensuring
high repeatability even at very low Roi values {<1K/W}. The technique was
illustrated on thermal transient measurements of high power MOSFET devices using
a TO220 package. For junction-to-case measurements, the device is mounted on a
cold plate and thermal grease is applied on all contact surfaces to ensure good
thermal contact. Two different set-up’s representing different boundary conditions
are showm in figure 2.11 below.
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Figure 2.11: TO220 package on a cold plate; (a) directly attached and (b) with ceramic inlay

A power step of7.5W was applied to the TO220 package and Szabo found that the
steady state condition was reached within 90 seconds in both cases. They found that
by inserting the ceramic plate they approximately doubled the package thermal
resistance from 6.5 ‘^C/W to 12.5 ^C/W. One of the main conclusions that Szabo came
to was that Rtwc thermal resistance cannot be interpreted as a single value due to
the lateral temperature variation on the case surface.

This experimental set-up is particularly relevant as it gives a good insight into the
transient behaviour of a heat generating TO220 resistive package and the length of
time it took to reach steady state conditions, irrespective of boundary conditions (as
demonstrated by using multiple layered packages). A similar TO220 resistor package
(to figure 2.11) will be used to calibrate the infrared [IR] camera as the DC power to
the resistor can be easily increased which will in turn heat up the aluminium housing.
See chapter 5 for the full thermal characterization of the flip chip MMIC.

2.5.1

Temperature Measurement Techniques for IC’s

Nishiguchi [17] investigated the three predominant techniques for surface temperature
measurement for GaAs IC’s and compared their precision quantitatively. The three
methods investigated were the Electrical Method (EM), Liquid Crystal Thermography
(LCT) and Infrared Microscopy (IRM). They discovered that the precision of
commercially available computerized Infrared Microscopes was more limited then
previously believed, especially when the minimum IC element size is smaller than its
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spatial resolution. They concluded that some kind of emissivity correction was
necessary to obtain high precision. This was employed in chapter 5 of this thesis.

The diode drop technique, as an electrical method, is the only method which is
useful for sealed IC’s. A diode can be used as a temperature sensor by characterizing
changes in its foreward voltage drop with temperature while applying constant
current. The precision of this technique was evaluated to be as great as ±1 °C by
utilizing the n-value of the diode at room temperature. The drawback with this
technique is the inability to obtain actual hot spot information. However, Nishiguchi
concluded that when the sensor diode is fabricated within 15um of the hot spot, then
the temperature measured by the diode can be substituted for the actual temperature of
the (hot) spot.
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The transition point technique as a liquid crystal method was evaluated to have a
precision as great as ±2°C. The biggest drawback with this technique is how to coat
an GaAs IC with a liquid crystal. It proved difficult to get a uniformly thick coating
on the GaAs IC surface which was essential for accuracy and repeatability. The
details of this method are summarised in the flowchart in figure 2.24.

Figure 2.13: Flowchart of surface temperature by ‘transition point technique’ using Liquid Crystal
Themiography [LCT].
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2.5.2

Infrared Microscope set-up used by Nishiguchi [171

‘Computerized Infrared Microscopes’s (IRM) are commercially available, which can
detennine the emissivity in each pixel and then automatically calculate the
temperature for the entire specimen. This technique is the most convenient for
obtaining temperature profile data. Unfortunately, IRM’s have one serious drawback;
that is low spatial resolution (15 micron diameter). Nevertheless, it has been popularly
used in expectation of somewhat high precision.’

In experiments conducted by Nishiguchi, the largest temperature rise obtained with
the IRM measurement techniques was 37°C. This differed remarkably from the
results tor the other two techniques; the largest temperature rise measured by EM was
60°C, and the result by LCT was 59.5°C. The results of EM and LCT were in good
agreement with MTTF analysis. Consequently, they concluded that the IRM
measurement results were inaccurate.

The emissivity image of the specimen was investigated to detennine the cause of the
significant inaccuracy. The hottest spot of the specimen is the MESFET which
consists of 1.2 micron wide gold metal and an insulator (50%/50%). They concluded
that the plausible emissivity was 0.31 which was derived as the average of
emissivities for metal (0.13) and insulator (0.49). However, the measured emissivity
was 0.49 (from figure 10, page 547) which was quite different for the 0.31 used in the
test. They concluded that the miscalculation was caused by low spatial resolution and
radiance from the metal part. Their recommendation was that an accurate emissivity
measurement would lead to an accurate temperature. The required spatial resolution
must be no greater then the minimum size of IC element. Therefore, emissivity should
be derived from the brightness of a high magnification optical microscope image.
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2.5.3

Measurement of Electronic Component Operating Junction Temperature

Lohan [18] researched and validated the various methods employed by industry of
measuring die junction temperature for SO-16 and plastic quad flatpack (PQFP-160)
components. Numerical analysis was used to predict junction temperature and
component temperature gradients. All experimental measurements on the SO 16 were
performed using the single-component test PCB defined by JEDEC standard
EIA/JESD 51-3 [21], which was exposed to the standard natural convection (still air)
environment defined by JEDAC standard EIA/JESD 51-2 [20]. Two methods of
temperature measurement were employed. The first was an indirect electrical
technique [ETM] using the die’s temperature sensitive diode and transistor baseemitter junctions which were both calibrated in accordance with JEDEC standard
EIA/JESD 51-1 [19]. The second thermal test method employed was Infrared
Thermography. This was used to measure the temperature distribution on the
exposed die surface of a decapsulated SO 16 component. Measurements were
performed using an Inframetrics ThermaCam^^ SC 1000 infrared imaging, operating
in the 3.4-5 micron spectral range. Two different infrared optics were applied; a 16°
1:1 view standard lens, and a microscope lens capable of mapping a 6.3mm x 6.0mm
area, with 15um nominal spot size. As initial measurements on an nontreated die gave
erroneous temperature gradients using a constant emissivity (c) setting, the die
surface, package and PCB were coated with a thin layer of paint with a known,
uniform emissivity of 0.92. Better results were obtained for the die and these findings
agreed with the reported work of previous investigators who studied the impact of
silicon emissivity variations on IR measurements.

The author recommends users refer to JEDEC publication JEP138 “User Guidelines
for IR Thermal Imaging Detenuination of Die Temperature” [22] for guidelines on
using IR cameras for die temperature measurement.

2.5.4

Transient junction-to-case thermal resistance of high power packages

Szabo [23] investigated the transient junction-to-case thermal resistance of high
power packages. They stated that these packages displayed a characteristic three-
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dimensional heat flow which resulted in large lateral changes in chip and case surface
temperature. They proposed an unambiguous definition for the Ruijc junction to case
thermal resistance as a key parameter of such packages (MOSFET device - TO220
package) based on a transient measurement technique (structure functions) ensuring
high repeatability even at very low Rth values. Rtwc junction to case thermal resistance
approximately corresponds to the -0.65K/W isotherm (at the thennal grease
interface).

Figure 2.14: Fliree dimensional simulation results of the packaged device on cold plate.

They found that the Rikk thermal resistance could not be interpreted as a single figure
due to lateral temperature variation on the case surface. For overall thermal
performance of a package, they found that it is the average case temperature across
the cooling mount that matters, rather then the local temperature at the probing
position. Hense, by using the structure function analysis to derive the Rthjci (where
M’ signifies inflection points or the point of maximum curvature from the structure
function), they found that they were more likely to find relevant macroscopic package
differences when comparing different samples then by local probing of the case
temperature. Figure 2.14 shows the three dimensional simulation results of the
packaged device on a cold plate with isotherms (FEA package - SUNRED).
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2.6

Thermal Reliability of Microelectronic Components

E. Suhir [5] conducted extensive research into the area of thermally indueed stresses
in microelectronics. According to Suhir, the major thermally induced failure modes
are;
transistor junction failure
excessive elastic or plastic deformation
ductile rupture failure (substrate bending)
brittle fracture failure (die cracking)
fatigue failure (cyclical loading/vibration)
creep failure (elevated temperature for a prolonged period of time)
thermal relaxation failure
thermal shock failure (rapid change in temperature)
stress con'osion failure

The potential failure modes outlined above by Suhir when packaging microelectronic
components are used as ‘basic thermal-mechanical design rules’ for the build standard
for the 94 GHz multiplier amplifier module.

2.6.1

Thermal Mismatch Stresses at the Interface of Chip and Carrier

One of the causes of the failure of electronic devices is the thermal mismatch strain
between the different materials in a device, between two attached devices, or between
a device and a substrate. An analysis of an engineering model for the themial
mismatch stresses at the interface of a uniformly heated two layer structure was
conducted Matthys and De May [8]. They analysed the previous research conducted
by Suhir [11] for shearing and peeling stresses and concluded that due to a difference
in the coefficient of thermal expansion, ‘considerable shearing and espeeially peeling
stresses can occur at the interface near the edge’. A ‘sufficiently simple’
mathematical model is described which is ‘well suited for practical use when
comparing different types of materials and layer thicknesses’. This model could
provide a first order check with FEA models.
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2.7

Flip Chip Bump Bonding at RF Frequencies

The flip chip bump interconnection structure has become popular for microwave and
more recently millimeter wave package applications. This structure provides
improved RF performance due to the short (~20-30um) connection to the substrate
and should provide a lower cost packaging methodology for high volume
manufacturing as multiple connections can be perfonned simultaneously once the
process has been optimised. The themial design of flip chip mounted .MMlC’s are far
more complex then the traditional ‘circuit face up’ with the chip soldered or epoxied
to a metal or ceramic carrier and with the electrical connections made through wirebonds. The reason for this is that with the chip facing upwards, all the heat is
conducted through the adhesive layer which is usually the same size as the footprint
of the die. However, for flip chip mounting the thermal conduction path for heat
removal is reduced to the area of the bump bonds and in the case of the 100 GHz
MPA, this is less then 5% of the total surface area of the die.

An investigation was cairied out by Kusamitsu [13] in 1999 into the flip chip bump
interconnection for Millimeter-wave GaAs MMIC. The potentially higher
performance and lower cost packaging method were cited as reasons for this work
program. A coplaner transmission line type GaAs MMIC was mounted on an
Aluminium Oxide [AI2O3] substrate using the flip chip thermal compression method.
Gold ball bumps were formed on the pads of the substrate. The bump height was
about 20um with a total height of about 55um (including the bump tail), and a
diameter of about 55um. The bump shear strength was about 30 grams. An advantage
of this process is that it is possible to connect the bare chip and the substrate without
using a connection material (e.g. solder). Typical acute and flat tail bumps are shown
in figure 2.15 below.
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The bare ehip and substrate were connected using the thermal compression method.
The substrate is heated, then the MMIC bonding pads are pressed onto the bumps on
the substrate and heat is applied at the back of the bare chip. The gold bumps are
bonded to the gold plated pads of the MMIC by diffusion (see figure 2.16). Gap size
between chip and substrate is critical (about 20 um) for good RF performance. The
RF performance of a single stage 30 GHz LNA and a three stage 60 and 77 GHz
LN A were measured. The electrical performance of the flip chip assembled MMIC
was the same as before assembly. It was found that underfilling resin degrades the RF
performance. The reliability test results showed no increase in connection resistance
in a temperature cycle test from -55°C to 125°C through 1500 cycles.
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Figure 2.16; Procedure for flip-chip thermal compression
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2.8

Substrate / Package materials selection

The steady increase in power generation per square unit of chip surface requires new
materials with high thermal conductivity, good matching of thermal expansion
coefficients between chip and carrier and good electrical characteristics. Aluminium
Nitride [AIN] has a thermal conductivity of about 180 W/m.K, which is
approximately equal to aluminium alloy [6082 T4]. It pocesses excellent
characteristics for rapid heat removal from bare semiconductor die. It has a coefficient
of thermal expansion of about 5 ppm/°C which is roughly equivalent to GaAs [6
ppm/°C] thereby minimizing thermally induced stresses in the chip which may lead to
premature failure in severe thermal environments. The only dielectric substrate
material with a thermal conductivity higher then either alumina [AI2O3] or AIN is
beryllia [BeO] which has a thermal conductivity of 260-300W/m.K. Selective
metallisation of the ceramic substrate or package is a potential design methodology
for RF / microwave components that could create smaller package sizes with a
resultant reduced thermal resistance.

2.8.1

Novel Material for Improved Quality of RF-PA in Base-Station

Applications

Radivojevic [37] presented new materials that had been introduced into laterally
diffused metal oxide semiconductor (LDMOS) radio frequency power amplifier (RFP.\) transistors to provide advanced thermal features and increased thermal
conductivity (Kth). The thermal conductivity of Tungsten-Copper (WCu) flanges has
recently been increased by nearly 25% from 160 W/mK to 200W/mK. Further
improvements on WCu have been made by the use of Cu-laminate (~25% over WCu)
flange structures. An integrated and comprehensive approach from device layout, die
thinning, package material selection, to manufacturing process was used to achieve
low junction to case thermal resistance (Rjc reduced by 18-35%) in RF-PA.

ETective heat spreading in the Si through optimized device layout is used to lower
device thermal resistance, while providing high RF electrical performance. Thermal
resistance due to Si chip thickness was reduced by thinning Si to 100 microns.
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2.8.2

Thermal Analysis of GaAs power MMIC’s mounted with epoxy

attachment

The effect of chip mounting attachment on the thermal resistance of GaAs power FET
modules was experimentally investigated by Nishihori [16]. The experimental setup is
shown in figure 2.17.

GaAs chip

(1 X 1.2 X
4-jim thick Au

\

\

J

FET

V

Hmm)

Attachment
thickness (/)
epoxy: 25 ~ 30 (im
AuSn: 20 MO pm

Alumina substrate
(5 X 8 X 1.016 mm)

Figure 2.17: Cross sectional view of FET, adhesive and substrate [16],

The thermal resistance was evaluated for different GaAs chip thickness of 150 and
250 um through an electrical method utilizing temperature dependence of Schottkybarrier in the metal semiconductor FET’s (MESFET’s). The thermal resistance of low
cost epoxy-mounted GaAs chips, suitable for uniplanar MMIC’s, was found not to
increase even up to a chip thickness of 250 microns, (figure 2.18) while that of AuSn
mounted GaAs chips increased as was conventionally expected. Figure 2.19
summarises the results obtained for both epoxy and AuSn (gold tin) solder mounted
MMIC with increasing GaAs chip thickness.
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While the epoxy mounted sample displayed unexpected results as previously
discussed, the thermal resistance for the soldered sample increased from 34°C/W to
36.5°C/W as the chip thickness increased from 150 microns to 250 microns.
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Figure 2.19: The dependance of thermal resistance on the GaAs chip thickness obtained by
numerical simulation [16],

Numerical simulations were also presented for this case and they suggested that the
lower thermal conductivity of the epoxy attachment leads to larger optimum chip
thickness that minimizes the total thermal resistance.
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2.9

Thermal Design of GaN Power FET’s in microstrip and coplanar

MMIC’s

Angelini [24] presented a discussion on the thermal design of integrated power GaN
devices. They proposed design guidelines based on thermal simulations; the results
they presented suggest that for room temperature applications SiC substrate thinning,
thereby implying a microstrip process, was not mandatory from a thermal standpoint.
This they suggested would open the possibility for coplanar GaN MMIC’s, which is
already being used for low noise amplifiers (LNA’s), also in power circuits.

AlGaN/GaN HEMTs have been steadily increasing their RF power density which is
currently above 20W/mm and 30W/mm for field-plate devices. Thermal management
issues are a key point in the development of power GaN FET’s in both sapphiregrown backside mounted (BS) devices and in SiC based FETs. Flip-chip solutions on
AIN substrates have shown satisfactory thermal performance but are unsuited to
monolithic integration. The room temperature thennal characteristics of SiC are
comparable to those of many metals; however its thermal conductivity drops rapidly
at even moderately high temperatures. Substrate thinning, which involves thinning the
SiC and replacing with layers of metal, presently seems to be the only solution to the
problem. Interestingly, they conclude that for high temperature applications
substrate thinning or flip-chip mounting is probably required.

The thermal modelling of GaN FET’s is not in principle different from FET
modelling on other semiconductor substrates. Numerical methods employed include
finite element analysis (FEA), Green’s function based or analytical models have been
widely used for this aim.

Comparing thermal measurements and simulations is a difficult task; measurements
which can provide detailed surface temperature maps, are affected by spatial filtering
and sometimes by emissivity related calibrations problems (IR thermography). The
resulting thermal resistance is either defined with respect to T^ax, or some average
temperature Tavc, the exact averaging area not being precisely known.
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Figure 2.20; ITicmial resistance for several GaN FETs on SiC BS mountings and k models as a
function of dissipated power [24],

A comparison of the various substrates used in the experiment and the results
achieved are shown in figures 2.20. The ten distinctive temperature ‘spikes’
representing the maximum gate FET temperature are clearly visible in figure 2.21.
The Sic mounted devices are on average 30K lower (305K compared to 335K) then
the sapphire equivalent.

Figure 2.21: Temperature distribution across gates for 6H-SiC and sapphire mounted devices.
The input power density is 1 W/mm and the heatsink temperature is 300K [24].
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2.10

Infrared Window Transmittance and their applications

IR Windows are being used more frequently in infrared thermography to enhance
safety and increase the IR accessibility to important targets for condition monitoring
[25]. For example, the connections to a three phase motor viewed tlirough an IR
window' reveal a problem as one connection shows a much higher temperature of
241°F (116°C)compared with the other two phases which are running at 164°F
(73°C). This has considerable health and safety benefits as removing metal covers in
order to examine live electrical equipment connections is a hazardous job. Figure
2.22 gives an example of viewing these connections through an Infrared window. This
window has a transmittance of about 50% and the target emissivity is about 0.95.

230

150

138

=

Figure 2.22: Three phase motor connections viewed through an infrared window [25]

For camera’s without IR window transmittance compensation, the best
approximation is to find the product of the IR window transmittance times the
target emissivity. This is quite accurate provided the target reflected apparent
temperature, IR window temperature, and IR reflected apparent temperature are all
equal. The connection-to-connection temperature rise, accounting for IR window
50
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transmittance and target emissivity is 78°F (44°C). The ‘apparent’ temperature rise is
46°F (26°C) [Apparent temperature is the reading uncorrected for target emissivity
and window transmittance]. The eorreeted temperature rise is almost double the
uncorrected rise. Therefore, knowledge of IR window transmittanee is the key to
getting good measurements.
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Chapter 3

Thermo-Mechanical Design of Flip Chip MMIC Power
Amplifier

3.0

Background to Design

The target output power from the chipset to be used in this project is lOOmW over the
band of ~90-l 00 GHz. To achieve this performance, the package must be very low
loss in electrical terms. Bump bonding provides a very short RF connection [bump
height 30 microns] between the GaAs chip and the substrate. Au ball bumps have
been successfully used by Kusamitsu [1] on an LNA at 77 GHz. Schmuckle [2]
demonstrated a flip chip mounting scheme on thin film motherboard for W band
applications.

Alumina [AI2O3] is widely used as a substrate material for electronic applications. It
has a thennal conductivity of ~30W/m.K which compares reasonably well with GaAs
which has a conductivity of ~45W/m.K. However, Aluminium Nitride [AIN] is much
more suited to high power applications as it has a thermal conductivity of almost four
times that of alumina at 180W/m.K. Therefore, AIN is preferable as the substrate and
should lower the thennal resistance between transistor and case. The co-efficient of
thermal expansion [GTE] of both AIN (4.4-5.3 ppm/°C) and AI2O3 (8.0 ppm/°C) are
well matched with GaAs (6 ppm/°C) as demonstrated in table 3.1 below. The thermal
properties of all the potential substrate materials considered for this project are listed
in this table with the advantages and disadvantages listed for each type of substrate
[ppm/°C = parts per million per degree centigrade]. It must be stated at the outset of
this section on the thermal resistance calculations that it is assumed that the thermal
behaviour of all materials is temperature independent.
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The dxf file of the 100 GHz power amplifier chip was imported into Autocad from
Cadence. This is shown in figure 3.1 below. The footprint of the chip and the relevant
data for themial modelling was extracted from the dxf file. All bond pad locations
were dimensioned and the locations of the heat generating transistors were
approximated [tol. +/-10 microns]. For first order thermal modelling, sub-surface
layers on the GaAs chip were ignored. Thermal and DC bond pads are 100 microns
square.
Potential RF
Substrate
Materials

Thermal
conductivity
[\\7m.K|

Coefficient
of thermal
expansion
[CTE]
ppm/°C

25-35

8.0 ppm/°C

180

4.4-5.3
ppm/°C

100

4.4 ppm/°C

1.46

0.5 ppm/°C

260-300

8.4-9.0
ppm/°C

45.5

6 ppm/°C

Alumina
[AI2O3]

Aluminium
Nitride [AIN]

Machineable
Aluminium
Nitride
[Shapal-M]

Fused Quartz
[S1O2]

Beryllia BeO
99.5

Advantages for use as
substrate material

Disadvantages for
use as substrate
material

•widely used in
electronics industry
•Cheap
•Processing is well
understood
• Good CTE match
•Excellent Themial
conductivity
•Primarily used in High
power amplifiers
•RF computable dielectric constant/loss
tangent
• Option to CNC machine
the substrate/package
using miniature carbide
cutters
• high thermal
conductivity
• CTE=4.4 ppm/°C gives
good match to GaAs chip

• Medium level
thennal conductivity

• Excellent High
Frequency RF properties
• Processing well
understood at FTL
• Rigid/High Modulus of
Elasticity
• Excellent thermal
conductivity
• Widely used in the US
for high power amplifiers

• Low thennal
conductivity
• Fair CTE match

N/A
GaAs
MMIC
material

• Processing not as
well understood by
FTL or by our
suppliers which
increases cost
• Good CTE match
• Processing is
definitely not as well
understood by FTL or
by our .suppliers which
increases cost
[research material]
• Good CTE match

• There are health and
safety issues with
processing and it is
generally not used in
the EU
• Good CTE match
N/A

Table 3.1 Summary of substrate materials consideredfor mounting the flip chip MMIC’s with
advantages/disadvantages listedfor each material
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There are ten DC bond pads on each side of the MMIC, one RF bond pad at each end
and nine thermal pads close to the heat generating transistors (shown in purple in
figure 3.1 below).

IF
3 =

T
a_

WL

i-i
Figure 3.1; 100 GHz Medium power Amplifier [dxfimported from Cadence] 2.50 x 2.00 x
0.635mm

A summary of the DC Power Requirement for the 100 GHz Medium Power Amplifier
MMIC is listed below;

There are eight FET transistors on each 100 GHz MPA MMIC. They are arranged
with two FET stages in parallel, followed by two more again in parallel, and finally
four FET’s in parallel close to the output of the chip. The drain voltage is 4V and the
drain current is 60mA per FET transistor. The FET’s are located between each pair of
heat bumps (shown in purple in figure 3.1).

Therefore, the power per FET = Vxl = 4x60 = 240mW = 0.24Watts
Total power per MMIC = No. of FET’s x Power per FET = 8 x 0.24 = 1.92 Watts
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3.1

Thermal Resistance Theory based on One dimensional Fourier Heat Flow
Equation

One dimensional Fourier heat flow equation across a plane wall surface is given by
the equation below

kA /
\
q\-2 = ~-[t\-t2}
(3.1)

Where
qi 2 = heat flow in W/m.K or W/m.°C
k==thermal conductivity of material
A=constant area of plate or wall
L=thickness of parallel plates

When surfaces having different thicknesses and conductivities arc joined together, as
for example in microelectronic devices, the concept of thermal resistance is useful in
expressing the heat flow parameters. The basic equation shown above can be
rewritten for the case of a series of resistances within a group of materials, where the
same heat q passes through each material.
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Thus the ability to conduct heat in a solid is represented as an inverse function of
resistance Rt or as the summation of 1/kA terms having units of °C/W. Alternatively,
an equally useful concept is that of conductance Ct or the inverse of resistance 1/Rt
which represents the total resistance as expressed in equation 3.2.

1

t \ — tn

q\-n = --------- = (/l - tn)
Rt

/l

+

k\A\

h
kiAi

+ ... +

in
knA n

(3.2)

The total thermal resistance across a three layered structure is given by equation 3.3.

R,

=
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+
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k}A}

(3.3)

Applying tburier’s heat flow equation to the 100 GHz MPA, we can approximate heat
flow in our HYPOTHETICAL case as a three layer structure as if it was mounted
conventionally with the circuit facing upwards. Figure 3.3 shows a cross section
through the x4 multiplier module. The 100 GHz MMIC is shown in yellow (2.50mm
long) attached to the Au plated aluminium body. The line with an arrow at the edge of
the block indicates the shortest path from MMIC to case surface.

Figure 3.3: Cross section of the packaged FQA-IO x4 multiplier amplifier module.
The shortest heat flow path (~15mm) between the lOOGHz MMIC and the case surface is shown with
an arrow in the figure (conventionally mounted chip facing upwards).
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Q= heat flow W/m.K or W/m.°C
- 4V X 0.06A X 8 FET’s = 1.92W/m.K or W/m.°C

Summary of Layer Material, thermal conductivities, CSA ^ and thicknesses
k=thennal conductivity of material
k|=GaAs=45W/m.°C
k2=Silver epoxy=2W/m.°C
k3=Aluminium= 170W/m.°C
A=constant area of plate or wall
Ai=area of lOOGHz MPA=2.50mm x 2.00mm = S.OOmm^ = S.OxlO'^'m^
A2"=^area of silver epoxy under MMIC=2.50mm x 2.00mm = 5.00mm^ = 5.0x10 '^m^
A3=area of aluminium column between epoxy layer and case [assuming worst case with no heat
spreading]""2.50mm x 2.00mm = 5.00mm^ =" 5.0x10'^’m^

L =thickness of parallel plates
l.i=thickness of MMlC=0.635mm = 0.635 x 10‘hn [635 microns]
L2=thickness of epoxy layer=^0.03mm = 3 x 10"^ m [30 microns]
L3=thickness of aluminium column=15mm = 1.5 x 10'^ m

Applying Equation 3.3 above to solve for Rt

6.35£-4
3£-5
R,„ =-----------------------+--------------------+
(45)(5.()£-6)

(2)(5.0£’-6)

1.5£-2
(170)(5.0£ -6)

Rt = 23.4 KAV
In the case of the 100 GHz chip under research, power dissipated is 1.92W.

ti-tn

^ temperature increase for n=3 (3 layer structure)
= Rt xQ = 21.3K/Wx 1.92W= 45 K

Therefore, the calculated temperature increase using the fourier one dimensional heat
flow equation is 45K or 45°C between the 100 GHz MPA chip surface and the case
for the hypothetical case of the chip being mounted conventionally ‘facing upwards’.
An excel spreadsheet was written to perfonn these calculations. Please refer to
SPOIA in APPENDIX 5.
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The thermal resistanee Rt, and the temperature increase for this hypothetical case can
then be compared with the actual flip chip mounting predictions using the Finite
Element Analysis method discussed later on in chapter 4 to get a first order of merit
comparison between the two mounting methodologies.

The concept of heat spreading within the isotropic aluminium block is introduced in
figure 3.4 and an included angle of 22 degrees is assumed based on industry standards
to get a more realistic value for the temperature increase. The thermal resistance Rt
reduces from 23.4K/W to 7.14K/W for an approximate minimum perpendicular
distance of 15mm between the MMIC base and case surface. The reason for the
reduction in thermal resistance is due to the increasing cross sectional area which
provides a greater conduction path for the heat to pass through between the chip base
and the surface of the x4 amplifier package. This can be seen mathematically from
equation 3.3 as the area A is denominator and hense any increase in A will result in a
reduction in Rt. The corresponding temperature increase is now onlyl3.7°C as
opposed to 45°C for the ‘parallel heat flow’ ealculation.

Figure 3.4 shows this concept with the 100 GHz MPA MMIC sitting on a pyramid
with an included angle of 22 degrees and a vertical height of 15mm representing the
approximate distance from heat generating die to case surface as located in the x4
amplifier module.

The MMIC base surface area of 5mm is increased to 65mm at the case surface. This
gives a much lower thermal resistance value of 7.14°C /W as compared to 23.4°C /W
for the previous spreadsheet example with no heat spreading taken into account. The
equivalent predicted heat rise is much lower at 13.7°C compared with 45°C and is a
much more realistic interpretation of the temperature rise with the module.
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Figure 3.4: CAD concept model of heat spreading applied to MPAIOO chip (at the apex) and
approximating a 22 degree heat spreading angle.

Figure 3.5 shows an isometric view of FQA-10 Quadrupler amplifier with a sectional
view taken through the four MMIC’s. The signal input is through a K type coaxial
connector with glass bead which connects onto a soft PTFE based low loss
microwave substrate, fhe first and second MMlC’s are mounted in machined pockets
in the Au plated aluminium body with wire bonds providing both the DC and RF
connections to the tracks on the substrate.
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The third and fourth MMIC’s are ‘flip chip’ mounted onto an alumina substrate with
Au stud bumps. An alumina waveguide probe provides the interface into the WRIO
waveguide and the output interface is through a WRIO waveguide with standard
UG387/U-M flange. The DC FR4 board is located on the reverse side of the
microwave cavity with feedthrough pin providing gate and drain supply to the chips.

This ‘flip chip bump bond’ concept is shown in simplified form in figure 3.6 below. It
includes a basic material properties table for the two most probable substrate materials
of aluminium oxide (alumina) and aluminium nitride, the GaAs semiconductor
material and the gold (Au) stud bumps. The thermal conductivity and the co-efficient
of thermal expansion (CTE) for each of these materials is listed in the table. A good
match in CTE values for the substrate and the semiconductor material is essential for
the development of a reliable product especially where extremes of operating
temperature (such as aerospace) will be present during their operational lifetime.

All BU^U'.S .HHiiu mUH

All

-r FR^Nnr

stti.sit'.ate

COMPARISON OF MATERIAL PROPERTIES

MATERJAL

THERMAL CONDUCTIVITY

crrEiPPM/<c]
s

ALUMINIUM OXIDE [A1203]

26 35

ALUMINRIM NITRIDE [AIN]

ISO

44.5.3

GaA^

Vj

6

Au

31S

14 1

Figure 3.6: Concept drawing of flip chip mounted on ceramic substrate
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3.2

Thermal Resistance calculation for 100 GHz amplifier MMIC

In order to determine a representative figure of merit for the junction to case thermal
resistance for the MPAIOO packaged x4 amplifier, the thermal resistance for the GaAs
MMIC itself will need to be determined. As the detailed FEA modelling of the MMIC
itself is beyond the scope of this thesis, a simplified first order of merit numerical
solution is investigated.

The schematic layout in figure 3.7 below shows the basics of an FET, where s
signifies the source, D the drain, G the gate, S is the gate to gate spacing, n is the
number of gates in the FET and h is the die thickness. Eg is the gate length which is a
key parameter defined by the fabrication process and Wg/n is a single gate width.

Figure 3.7: Microstrip-FET analogy -applied to MPAIOO FET to estimate thermal resistance [not to
scale]. [49]
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Peak dissipated power levels in GaAs FETs are on the order of 1 W/mm of FET
channel length [9], but actual application values may be significantly less. The 100
GHz MPA uses a 4-finger, 45um long (4 x 45um) dual gate device [ref 46 -page 91]
giving each FET a total gate length of 180um. The nominal DC power requirements
for each FET is 4V x 60mA = 240mW. This is equivalent to 0.24W/0.18mm of total
gate length per FET which equates to 1.33W/mm which is about 33% above the
IW/mm peak dissipated power level figure given above. Dissipated power is only
considered in this thesis as thermal issues and the removal of internally generated heat
are the sole focus of this project. This is therefore a worst case senario as some of the
DC power is used in the creation of useful RF power. Dissipated power is the
difference between total power input and power output from the device as RF (radio
frequency) power. Power added efficiency is a common tenn that is simply the RF
generated power divided by the total input power (electrical and RF). Figure 3.8 is a
section of the dxf file generated from the Cadence layout showing the heat bumps
(purple) and the output FET stages located in close proximity. The dimensions for the
gate to gate spacing and the gate width are obtained from this drawing using Autocad.
These figures are then input into the equations shown in 3.4 below to obtain a rough
first order of merit numerical value for the thermal resistance for the 100 GHz MMIC.
This expression gives the thermal resistance of an FET with any number of gates microstrip to FET analogy as detailed in figure 3.7 [49][50].

I’hese equations are transferred to an excel spreadsheet (SP02 - See Appendix 5) so
that the calculated results can be verified.

Ro =

WgK

2(/7-1)

InM

where
cosh K
cosh n

M ^1cosh

TT

cosh 71

-(77-2)

5+lg
4/7

\nP

(3.4)

+1

^-Ig

4h
■S + lg

1 + sec h

7l\g
4h

1 - sec /7

;rjg
4h

P=2

4h
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Figure 3.8; 100 GHz MPA zoomed in on two FET output stages and also showing the nearby heat
bump pads. The bump pads are approximately lOOum x lOOum.

Applying equation 3.4 to an FET from the 100 GHz medium power amplifier, we get
l+sec(6.35£'-4)
P=2

1 -sec(6.35£'-4)

7u{\.5E-1)

4(6.35£-4)
n{\.SE-l)

4(6.35£-4)

P = 21560.18975
^ (1.7E-5) + (1.5£'-7)^
cosh ^
4(6.35E-4)

( {\.lE-5)-{\.5E-l)^
cosh TV--------------------------^

+1

4(6.35£-4)

M = 2cosh

(1.7£-5) + (1.5£-7)
4(6.35£-4)

cosh

(1.7£-5)-(1.5£'-7)
4(6.35£-4)

-1

M = 1025537.39
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Substituting for P and M into equation 3.4,

Re =

{4.5E-5)45

2(8-1)

71

ln(l 025537.39)

-(8-2)

71

ln(21560.18975)

Thermal Resistance for a single FET in the 100 GHz MMIC = 383.18 °C AV'
And since the power input to a single FET = 0.24W
Therefore, Temperature Increase for single FET if mounted conventionally with
circuit side facing upwards= 383.18 x 0.24 = 92°C. This is the peak or spike
temperature for an FET on the MMIC.
Legend
desien variable for FET
gate to gate spacing (centre to centre)
Die thickness
Gate Width
Gate Length
Number of Gates
1 hernial Conductivity of GaAs |300K|

symbol
S
h
Wg

Eg

Units
metres
metres
metres
metres

n
k

W/ni.K

value
L70E-05
6.35E-04
4.50E-05
1.50E-07
8.00E+00
45

ASSUMPTIONS |SP()2|
1. riie inultiple-gate

is the analogy of the coupled transmission line.

2. The equations for impedance and capacitance of the I lilVI line have already been solved *.
3. fhe source of the heat in an Flff is dissipated in the region between the gate and the drain where the field is at a maximum.
4. Since the gate is very close to this region, it can be considered to be an isothermal source.
5. fhe equation above (in excel format) gives the thermal resistance of an FHT with any number of gates.
6. This method assumes the boundary condition is that all gates are at the same temperature.
7. It is accepted that the assumption in (6) is not in total agreement with the results of Culbertson and Lehmann's** calculations.
8. It is assumed that either the die is much larger then the active area or that the die is sufficiently thin so that heat flow away from the edge
of the chip parallel to the gate is always by spreading, but no heat flow is assumed to occur from the ends of the gates.
9. This calculation excludes the temperature dependance of k.
10. Fquations apply to a single gate Flff design

It should be noted that the 100 GHz MPA FET is a dual gate device (see figure 3.9)
while the equations given in 3.4 applies to a single gate design. Therefore, the
temperature increase of 92°C calculated using using the microstrip-FET analogy is
not fully representative of the actual geometry in this case. However, it does provide
an approximation of the temperature increase between the active FET region on the
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surface and the backside of the die. This introduces the next seetion where
geometrical die and FET feature parameters are varied within relevant limits.

Figure 3.9: Photograph of dual gate device. [46][48]

3.3

Effect of Gate to Gate Spacing and Die Thickness on Thermal Resistance

Using the exeel spreadsheet SP02 discussed in the preceeding seetion, the gate to gate
spaeing is now varied li'om 10 to 100 mierons in 10 mieron steps and the
corresponding thermal resistance value is caleulated and displayed in figure 3.10
below.

THERMAL RESISTANCE v's
GATE TO GATE SPACING

R[K/W]

Figure 3.10: Graph of 100 GHz MPA FET Thermal Resistance against Gate to Gate spacing.
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The thermal resistance for the 100 GHz MMIC varies from ~420°C /W at 10 microns
gate to gate spacing to ~280°C /W at 100 micron spacing. The figure obtained from
the dxf file exported from Cadence measures the gate to gate spacing at 17 microns
giving a thermal resistance of383°C AV. As the 100 GHz MPA device is a dual gate
structure, then these calculations must be taken as ‘guidance only’. However, they
give a basic insight into power amplifier FET design and it can be clearly seen from
figure 3.10 that the thermal resistance of the MMIC reduces with increased gate to
gate spacing (S).

The die thickness is now varied between 50 microns and 700 microns and the
corresponding thermal resistance is calculated using spreadsheet SP02 (see figure
3.11). These figures are selected as 50 microns is representative of current power
amplifier MMIC device thicknesses at these frequencies (90-100 GHz) [51] while 700
microns is slightly above the 635 microns thickness of the 100 GHz MPA. The
thermal resistance reduces to 200 °C /W for a die thickness of 50 microns which is
almost half the 383 °C /W figure calculated for the current MMIC. Therefore,
thinning the die down to 100 microns and below is critical for high power MMlC’s
that are conventionally mounted with the circuit side facing upwards.

THERMAL RESISTANCE VS DIE THICKNESS

-♦—Seriesi

Figure 3.11: Graph of 100 GHz MPA FET Thermal Resistance against Die Thickness

Figure 3.12 shows the FET temperature increase plotted against die thickness within
the same thickness limits as described in the previous paragraph. The temperature
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increase almost halves to under 50°C when the die is thinned to 50 microns.
Therefore, the temperature increase in a power MMIC can be minimised by reducing
the die thickness.

Figure 3.12: Graph of 100 GHz MPA FET Temperature Increase v’s Die Thickness

The output pHEMT devices with dual gate construction can be clearly seen in figure
3.13. The 100 micron square heat bumps pads are in close proximity to the FET’s.

I ailpiJl

re\Ut>:

Heal

Pn<ls

Figure 3.13: Layout of output FETs on 100 GHz power amp showing heat bump pads [46],
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3.4

Physical Layout of the x4 Multiplier Amplifier

The physical layout of the 100 GHz x4 multiplier amplifier is shown in figure 3.14.
The input K. type connector (not visible) is at the left hand side of the photograph. The
RF circuit material is Rogers RT Duroid 5880 (dark brown colour) and this provides
both the microstrip transmission line and the DC bias connection for the MMIC’s.
The DC board (green) is located on the reverse to enable a more compact design to be
realised and is designed with feedthrough’s to provide DC connections to the
MMIC’s. The alumina tile with the doubler and amplifier MMIC’s is located in the
centre of the photograph (white in colour with dark flip chip MMIC’s) is mounted
using Au stud bumps. The alumina probe can be seen protruding into the WRIO
waveguide in the Au plated aluminium block. This provides the interface with the x4
module using standard waveguide flange. The module is shown in the photograph
with the cover block removed. This is accurately located using M2 screws and dowel
pins for exact location.

Figure 3.14: Photograph of 100 GHz quadruper amplifier showing both conventional ‘face up’ and flip
chip MMIC chain
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3.5

Conclusions

This chapter focused on the 100 GHz MPA MMIC and investigated various
mathematical expressions that eould be used to determine the thennal resistanee of the
chip. The first mathematical expression used was based on Fourier’s first law of
thermodynamics and investigated the hypothetical case of mounting the MMIC facing
upwards. This yielded a thermal resistanee Rt of 23.4°C /W and a temperature
increase of 45°C. When heat spreading was introdueed, the thermal resistance redueed
to about one third of its original value at about 7°C /W and the temperature increase
reduced coiTespondingly to 13.7°C. Therefore, heat spreading will give a lower
thermal resistance value and a much more accurate result.

The next step was to look at the 100 GHz MPA MMIC in more detail and to attempt
to understand how the basic FET features such as gate to gate spacing and die
thickness impact on thermal resistance and temperature increase for the chip. Using
the mierostrip to FET analogy [40], SP02 was developed and a thermal resistance of
383K/W was calculated for a single FET on the chip. This had a corresponding
temperature increase of 92°C. This figure could almost be halved to under 50°C
temperature increase by reducing the die thickness down to 50 mierons with a similar
reduction in the thermal resistance to below 200°C /W. It was also found that
increasing the gate to gate spacing in the FET transistor redueed the thennal
resistance and temperature increase in the MMIC.

While the mathematical expressions yielded numerie values for the hypothetical
thermal resistance (Rt) and temperature increase for the conventionally mounted
MMIC (not flip chip), they would be considered ‘reference only’ due to the dual gate
design of the MMIC. However, they proved to a very simple mathematical means of
investigating and proving how certain parameters, sueh as gate to gate spacing and die
thickness, effected thermal resistance and temperature increase in a MMIC.

Further work on the mathematical expressions taking dual gate pHEMT structures
into account would be an extremely interesting exercise.
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Chapter 4

Themial Modelling of Flip Chip MMIC, Bump bond and
Substrate

4.0

Introduction

Thermal modelling of the 100 GHz flip chip MMIC as it is mounted onto the ceramic
substrate using gold stud bumps is described in this chapter. The main reason for
performing thermal modelling is to detennine the predicted MMIC FET junction
temperature under steady state conditions while running under normal operational DC
bias. Another reason is to determine thermal gradients through the structure so that for
example, the temperature variation within the MMIC can be obtained. The impact of
these temperature gradients will detennine its fitness for purpose, and for space
science applications, whether or not it can be used, as a maximum FET junction
temperature of 115°C is usually specified. The finite element analysis [FEA] package
ANSYS is chosen due to its suitability for this purpose.

Partial modelling comprising a single Au bump connecting one MMIC bond pad to
different ceramic based substrate materials is performed using Ansys V6.1. The
objective is to determine the impact of substrate material on FET temperature. A
simplified model of a one quarter section GaAs chip connected to a correspondingly
sized substrate using a single square Au stud bump is initially created. The relevant
material properties are applied in Ansys and five different substrate materials are
modelled in order to assess their suitability for this project. This gives a relatively fast
first order of magnitude prediction of the temperature increase for the substrate
materials that are suitable for this project [see summary in table 4.1].
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More detailed FEA modelling in terms of the exact geometrical shape of the 100 GHz
MMIC, the alumina substrate and a more realistically shaped cyclindrical Au stud
bump are performed in section 4.3 of this chapter. Full 3D geometric models of all the
individual parts are created in Autodesk Inventor and an assembly file is also created
in Inventor detailing the exact location of the heat bump pads on the MMIC and the
substrate. This assembly file was then imported into Ansys 8 workbench where
material properties and loads can be applied where necessary. As the Ansys
workbench environment is far more amenable to changes, various what if senario’s
can be performed to assess their impact with the objective of reducing the FET
operating temperature and thereby improving the reliability of the component.

In summary, a parametric study of material and/or geometric parameters was
undertaken to try to optimise FET temperature. This is commonly referred to as
Detailed Thermal Modeling [DTM] in the electronic design industry. A DTM is a
model that attempts to represent or reconstruct the physical geometry of a package to
the greatest extent possible.

Finally, it must be stated at the outset of this section on FEA modelling that the
thermal behaviour of all materials is temperature independent.

4.1

The ‘Simplified model’ using Ansys Multiphysics

This model was generated firstly by creating the footprint of the geometries and then
extruding it vertically to forni the structure. This footprint is input into Ansys [version
6.1 ] using keypoints with a zero z value. Typically, there are two bond pads on either
side of a transistor. Areas are created for each of the thermal bond pad and one area
for the transistor between them. This represents the heat generating area of one
transistor and will generate 0.24W over 0.01mm^=24W/ mm^ . A single 100-micron
square pad by 50 microns high is used for the first approximation and the thermal
load is applied at the interface between Au bump and GaAs chip. The mesh
generated for this model is shown in figure 4.1.
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Figure 4.1 ; Mesh generated in Ansys 6.1 [ The CAD image on the right shows the flip chip MMIC
with nine heat bumps on the ceramic substrate]

The mesh is defined at ground level using an appropriate line division factor. It is
constructed in this model by subdividing the sides of the 100 micron square bump into
10 equal divisions and also subdividing the two adjacent sides at the periphery into
similar divisions. Volume extrude [VEXT] is used to generate a flexible 3D
modelling package of the chip, bump [square] and substrate. Material properties are
assigned to the different volumes and can be easily changed for various geometry.
The element type used is thermal mass solid, brick 8node 70. The base of the
substrate [Red in figure 4.1] is set at 25°C. All other surfaces are insulated [ANSYS
default].

Figure 4.2 : Vector Diagram showing Heat Flow direction out of the GaAs chip through the Au bump
and towards the thermally controlled surface of the base of the substrate.
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Figure 4.2 is a vector diagram of the quarter chip arrangement showing the heat flow
direction out of the GaAs chip (top), through the square Au bump and downwards
towards the thermally controlled surface of the base of the substrate (25°C).

Five different potential ceramic substrate materials are modelled using the ‘simplified
model method’ outlined above. They are alumina [AI2O3], aluminium nitride [AIN],
machineable aluminium nitride, fused quartz [SiO^] and berrilium oxide [BeO]. A
selection of the thermal gradients and temperature increases is shown in figures 4.3 4.5 below.

■ OnAL SOlUTinir
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»K =73.83
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73.83

Figure 4.3: GaAs-Au-Alumina Substrate Base Temperature=25 °C : Temp. increase=48.8°C

The first substrate material modelled is alumina [AI2O3] as it is extensively used in the
electronics industry as a substrate / packaging material [see figure 4.3]. It is a cheap
and readily available material and its circuit processing abilities are well understood.
It has a reasonably good thermal conductivity in the range of 26-35 W/m.°C
depending on composition and its co-efficient of thermal expansion of 8 parts per
million (ppm)/°C is a good match to that of GaAs at 6 ppm/°C. It can be seen that for
steady state conditions the entire flip chip MMIC is at the maximum temperature of
73.8°C - a temperature increase of 48.8°C. The base of the alumina is set at 25°C.
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Figure 4.4 below shows the ‘bump only’ thermal gradients extraeted from the ansys
solution to the problem outlined in figure 4.3 above. The hottest region, shown in red,
reaches a temperature of 73.9°C and is the area close to the applied heat load on the
bump pad on the MMIC. The maximum temperature drop across the bump is quite
large at around 14.9°C and this is located in the square comers at the opposite end to
the applied heat load. However, this figure is somewhat misleading as the actual
bump in reality is closer to a circular cross section and hense these square comers
would not exist in practice. A more accurate estimate is the green temperature of
approximately 65°C which is about a 9°C temperature difference across the bump [50
microns bump height].

AN
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Figure 4.4; GaAs-Au-Alumina Substrate Base Temperature=25 °C:
maximum temperature variation in Bump=14.9°C

The ansys solution to the GaAs-Au-AlN chip bump substrate combination is shown in
figure 4.5. Aluminium Nitride is an excellent substrate material for high power
applications such as high power amplifiers or transmission basestations for wireless
broadband internet applications. It has a thermal conductivity of 180 W/m. °C and a
CTE in the range 4.4-5.3 ppm/°C which is extremely well matched to that of GaAs at
6 ppm.°C. The maximum temperature increase of 16.3°C (possibly closer to 10°C
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based on circular bump cross section - green thermal gradient in figure 4.5) for this
substrate material makes it extremely suitable from a thermo-mechanical point of
view as the thermally induced stresses created by CTE mismatch between substrate
and chip and a high FET operating temperature are minimised by this combination.
However, processing of aluminium nitride is not as widely available as that of
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Figure 4.5: GaAs-Au-AlN Substrate Base Temperature=30 °C
Temperature lncrease==16.3°C

machineable aluminium nitride [Shapel-M] has similar thermal properties to AIN but
offers the convenience of being able to machine complex geometries using standard
NC machines. This may be of use for some special projects where a high level of
integration or minimal volumes are a requirement. The predicted temperature increase
of 22.8°C makes it suitable from a thermal point of view. However, the complexity of
processing the electrical circuit onto the surface made it an unviable option for this
project.

Fused quartz is one of the lowest loss RF transmission line substrate materials and in
order to maximise output power, is ideally suited to for use with thelOO GHz MPA.
However, it has an extremely low thermal conductivity of 1.46 W/m.°C and is not an
ideal CTE match with a value of 0.54 ppm/°C. Modelled results showed a temperature
increase of 934°C which eliminates it as a substrate material.
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The final material combination modelled was GaAs-Au-beryllia chip-bump-substrate
material stack up. Beryllia [BeO] has a very high thermal conductivity of 260-300
W/m.°C and a CTE of 8.4-9 ppm/°C which is a reasonably good match to GaAs
which has a CTE of 6ppm/°C. The predicted temperature increase of 13.7°C for the
above combination is the best result obtained for the substrate materials selected.
However, Beryllia or Berrilium oxide is quite a toxic substance especially at the
material processing stage and its use is banned in the EU as well as in many other
countries [not banned in USA].

4.2

Conclusions on the Ansys ‘Simplified Model’

The results obtained from the simulations for the potential substrate materials are
ranked in order of thermal performance in table 4.1 below.

Rank

Substrate Material

1

Thermal
Conductivity
|W/m.°Cl

Temperature

260-300

13.7°C

Beryllia [BeO] 99.5

Increase

2

Aluminium Nitride [AIN]

180

16.3°C

3

Machineable AIN

100

22.8°C

Alumina [A1.,0^|
5

|8:8i|

Fused Quartz [SiO^]

1.5

934°C

Table 4.1: Summary of substrate materials modelled using the Ansys ‘simplified model’

The temperature rise predicted by the FEA software for a single point heat load of
2

0.24W applied over an area of 0.01mm at bump/chip interface is 48.8°C for alumina
& 16.3°C for Aluminium Nitride. The other three substrate materials are ruled out as
unsuitable for this project as outlined above. Alumina is chosen as the substrate
material for the flip chip mounting of the 100 GHz Amplifier MMIC. Alumina is
widely used throughout the electronics industry as a substrate material and is both
cost effective and compatible with standard manufacturing processes. It possesses
good RF/microwave properties such as low transmission loss, suitable dielectric
constant, and the thermal performance is adequate for this application.
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Aluminium nitride is the preferred substrate material from a thermal perspeetive but it
is ruled out as it would have cost about twice as much as the alumina equivalent to
manufacture, and it would also have added to the procurement leadtime. It has been
demonstrated that the thermal conductivity of the substrate material has a direct
impact on the junction temperature of the MMIC and hence on the reliability of the
component.

4.3

Detailed Parametric Analysis of Bump / Heat Load Geometries

Now that we have eliminated substrate material, a more detailed analysis of MMIC
geometrical parameters is studied. In particular, the number of bumps, their exact
location and geometrical shape relative to the heat generating FET area will be looked
at in far more detail. The purpose of this section is to attempt to achieve a far more
accurate FEA analysis by replicating the exact geometry as closely as possible within
the available computational constraints. Ultimately, we need to be able to predict the
maximum temperature of the FET areas on the MMIC so that we can compare this
temperature with the maximum junction temperature that can be permitted. For space
applications, the maximum junction temperature is 115°C.

This section is concerned with the creation of fully parametric three dimensional CAD
models of the 100 GHz MPA, gold stud bumps and the alumina substrate so that they
can be imported directly into the Ansys 8 workbench environment for FEA analysis.
One of the conclusions from the preceding section is the selection of alumina as the
substrate material based on a combination of the ansys modelling solutions, cost, ease
of manufacture and project time constraints. Autodesk Inventor part files are created
for the 100 GHz MPA, the gold stud bump and the alumina substrate. All relevant
interface pads such as RF in/out, DC bias pads and thermal heat bump pads located
close to the heat generating FET regions are replicated from the dxf file created from
the original Cadence layout file. These pads are given a nominal thickness of 1
micron in the inventor part file and are used for location purposes only - they are not
indicative of the layered structure of the MMIC as the structure of the chip is far too
complex. The Au stud bump is a separate inventor part file and is created as a
vertically extruded square profile. This allows for comparison with the ‘simplified
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ansys model’ described in section 4.2. It can easily be converted to a cyclindrical
cross section by applying a suitable fillet radius to the four vertical comers and the
results for both profiles are presented below. The alumina substrate is modelled as an
individual part file in inventor with the exact interface details as the mirrored 100
GHz MPA. Finally, an inventor assembly file is created of the alumina substrate, gold
stud bumps located on the heat generating FET bump pads and with the 100 GHz
MPA ‘flipped’ so that it sits exactly on the corresponding Au stud bump.

Figure 4.6: GaAs-Au Bump-Alumina (GaAs not shown) - Square bump [100 x 100 x 50um] Mesh
Detail

All the Au stud bumps are constrained (located perfectly flat and touching the mating
surface) to the pads on the alumina inventor model and the MMIC is then constrained
to the top face of the bumps. The assembly tile is then imported into the Ansys 8
workbench environment where material properties are applied to the individual parts.
Surface contact conditions between the parts can be altered as required and a themial
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load of 0.24W is applied to one FET region. The base of the alumina is set to a
constant temperature of 20°C and all other surfaces are defined as insulated (the
default setting in ansys). The model is meshed using automatic mesh creating
facilities [see figure 4.6] and the solution is then found for that particular set of
parameters and conditions. The solution to this geometrical arrangement is shown in
figure 4.7 below. The predicted temperature rise for a single point load of 0.24W
located at the bump - GaAs pad interface using the foil MMIC and alumina geometry
and for a theoretical square bump geometry is 31.8°C. A square bump geometry is in
practice not achievable and a cylindrical vertical column is in reality more
representative of the actual bump when compressed by the bonding forces placed on
the MMIC during the attachment process.

Figure 4.7: GaAs (not shown) -Au Bump - Alumina - Square bump [100 x 100 x 50um]
lemperature Increase = 31.8°C

In order to achieve a more representative bump interface arrangement between MMIC
and the substrate, a small fillet radius is applied to the vertical comers of the Inventor
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part model of the bump. Immediately, the Inventor assembly file is updated and the
assembly is reloaded into the Ansys 8 workbench environment. Using the identical
material property parameters and applied loads to the previous model, the new
solution is obtained. This is shown in figure 4.8 below and a temperature increase of
37.5°C is recorded. The reason for the 6°C temperature increase is as a result of the
reduced surface area of the bump.

Figure 4.8: GaAs-Au Bump-Alumina - small radius applied to the bump comers [100 x 100 x 50um]
Temperature Increase = 37.5°C

Figure 4.9 extends the radius applied in figure 4.8 above to 50 microns so that the
bump is now circular in cross section. The solution to this geometrical arrangement
gives a further increase of 2°C to 39.8°C.
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Figure 4.9: GaAs-Au Bump-Alumina - Circular Bump [lOOum Diameter x 50um high] and cross
section through the bump. Temperature Increase=39.8°C.

The next ansys simulation is of a two circular bump geometrical arrangement as is the
case on the final FET stage on the 100 GHz MMIC. The addition of the second bump
can be seen to have a significant impact on reducing the temperature to almost half;
an increase of just 21.1°C. Figure 4:14 shown a cross section through the two Au
bumps and the load of 0.24W is applied at the interface between the bump on the left
and the MMIC. The Au stud bumps in the FEA model are 100 microns in diameter
and the gap between adjacent bumps is approximately the same.
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Figure 4.10: GaAs-Au-Alumina - 2 Circular Bumps [lOOum Diameter x 50um high]
Temperature Increase=21.1 °C
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The final ansys simulation is a worst case senario for the final output FET stage
arrangement where five heat bumps are located in close proximity to the four final
output FET stages. Therefore, in this FEA senario, each FET has only one heat bump
to extract the heat from its adjacent FET. In theory there should be 1.25 heat bumps
per FET which should mean a slightly lower temperature rise.

Figure 4.11; GaAs-Au Bump - Alumina - 2 Circular Bumps [lOOum Diameter x 50um high] Substrate
Double heat Flux each 2.4E7W/m2 - Temperature Increase=30.8°C.

Figure 4.11 shows a cross section through the ansys solution for two heat bumps with
a dual load of 0.24W (2 x 0.24W) applied simultaneously to each chip-bump
interface. A worst case temperature rise of 30.8°C is predicted for this situation.
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4.4 Summary of Results
The results obtained using the Autodesk Inventor models and the Ansys 8 workbeneh
environment are summerised in table 4.2 below.

Figure Ref.

HEAT

BUMP

LOAD

GEOMETRY

No. OF
BUMPS

TEMPERATURE
INCREASE

Fig. 4.7

Single point

Square

1

38.1°C

Fig. 4.8

Single point

Oblong

1

37.5°C

Fig. 4.9

Single point

Circular

1

39.8°C

Fig. 4.10

Single point

Circular

2

21.1°C

Fig. 4.11

Double Point

Circular

2

30.8^C

Table 4.2 : 3D Ansys Workbench results for Final Mechanical Configuration

4.5

Conclusions on the Ansys 8 Workbench Modelling

The Ansys 8 workbench environment used in conjunction with the Autodesk Inventor
models of the 100 GHz flip-chip assembly produced the closest geometrical match to
the physical geometry. It was found to be easy to use and the time to run simulations
was quite fast at under 10 minutes in most cases. It was very easy to change the bump
parameters in inventor and the assembly model could be easily reloaded in the Ansys
8 workbench environment.

The key conclusion from the simulations was that the temperature rise predicted by
the FEA software for a SINGLE point heat load of 0.24 Watts applied over ONE
CIRCULAR areas of 100 microns diameter at bump/chip interface was 21.1 °C. The
cross sectional area of this bump was circular and matched the heat bump pad on the
MMIC. As the diameter reduces, the junction temperature of the FET’s on the MMIC
will increase. Therefore, it is critical that the diameter of the bump is as close as
possible to the 100 micron square pad size on the MMIC.
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Chapter 5

Thermal Characterisation of 100 GHz flip chip MPA

5.0

Introduction

The primary purpose of this chapter is to investigate and develop a non-destructive
methods of measuring the temperature of the 100 GHz flip chip MMIC. As this work
is part of an ESA project to design, develop, package and test a ‘state of the art’ chipset for atmospheric research, then the ‘non destructive’ element is critical as there will
only be one or two modules built at most due to the complex and time consuming
nature of the bump bonding process . Therefore, any contact temperature
measurement method such as using a miniature thermocouple placed on the reverse
surface of the MMIC is not a viable option due to the risk of damaging the fragile
bump bonds which secure the MMIC to the substrate. A summary of the possible
methods of measuring the temperature of the MMIC and the resolution that may be
attainable are discussed in the following sections.

5.1

Fundamentals of Infrared (Non contact) Temperature Measurement

Infrared temperature measurements depend on measuring the distribution of radiant
thermal energy (heat) emitted from a target surface. It is therefore important to have a
good understanding of heat, temperature and the various types of heat transfer before
beginning Infrared temperature measurements (26).

5.1.1

Heat and Temperature

What is often refered to as a ‘heat source’ (an electric fire) is really one form or
another of energy conversion; the energy stored in one object is converted to heat and
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flows to another object. Heat can be defined as thermal energy in transition. It
flows from one place or object to another as a result of temperature difference, and the
flow of heat changes the energy levels in the objects. Temperature is a property of
matter and not a complete measurement of internal energy. It defines the direction of
heat flow when another temperature is known. Heat always flows from the object that
is at a higher temperature to the object that is at the lower temperature.

5.2.2

The Three modes of Heat transfer

There are three modes of heat transfer: conduction, convection and radiation. All heat
transfer processes occur by one or more of these three modes. Infrared thermography
is based on the measurement of radiative heat flow and is hence more closely related
to the radiation mode of heat transfer.

5.2.2.1

Conduction

Conduction is the transfer of heat in stationary media. It is the only mode of heat flow
in solids but can also take place in liquids and gases. It occurs as a result of molecular
collisions (in liquids) and atomic vibrations (in solids) whereby energy is moved, one
molecule at a time, from higher temperature sites to lower ones.

DEFINATIONS
Thermal Resistance: Rt =
(Tl-T2)A/Q=L/k

Thermal Conductivity:
k=L/Rt

Heat Flow per Unit Area: Q/A=
[k(Tl-T2)]/L

Electrical Analogy: R electrical =
(Vl-V2)/I
Figure 5.1: Conductive heat flow and its electrical analogy (26)
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Q _ K{T\-T2)
~A~
Z

(Eq.5.1)

The Fourier eonduetion law expresses the eonduetive heat flow through a plate as
shown above where Q/A is the rate of heat transfer through the slab per unit area
(W/m^) perpendicular to the flow, L is the thickness of the slab (m), T1 (°C) is the
higher temperature and T2 (°C) is the lower temperature and K is the thermal
conductivity of the slab material. Thermal conductivity is analogous to electrical
conductivity and inversely proportional to thermal resistance. The temperatures T1
and T2 are analogous to voltages VI and V2 and the heat flow Q/A is analogous to
electrical current I, so that if

Rclectncal=(Vl-V2)/l,then

(Eq. 5.2)

Rthennar(Tl-T2)/[Q/A]=L/K

(Eq. 5.3)

This is summarised in figure 5.1 above.

5.2.2.2

Convection

Convective heat flow takes place in a moving medium and is almost always
associated with transfer between a solid and a moving fluid (such as air). Forced
convection takes place when an external driving force, such as a wind or an air pump
moves the fluid. Free convection takes place when the temperature difference
necessary for heat transfer produce density changes in the fluid and the warmer fluid
rises as a result of increased buoyancy.
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SURFACE
Figure 5.2: Convective heat flow (26)

In convective heat flow, heat transfer takes effect by means of two mechanisms, the
direct conduction through the fluid and the motion of the fluid itself Figure 5.2
illustrates conveetive heat transfer between a flat plate and a moving fluid. The
presence of the plate causes the veloeity of the fluid to decrease to zero at the surface
and influences its velocity throughout the thickness of a boundary layer. The
thickness of the boundary layer T oo(Ts is the surfaee temperature, T oois the free field
fluid temperature outside the boundary layer). Newtons cooling law defines the
convective heat transfer coefficient:

h= (Q/A)/(Ts-Too)

(Eq.5.4)

re-arranging, we obtain

Q/A=(Ts-T/Rc)

(Eq. 5.5)

where Rc=l/h is the resistance of eonveetive heat flow, and Rc is also analogous to
electrical resistance and is easier to use when determining combined conductive and
conveetive heat transfer.
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5.2.2.3

Radiation

Radiative heat transfer is unlike the other two modes in several respeets;

(a) it can take place in a vacuum
(b) it occurs by electromagnetic emission and absorption
(c) it occurs at the speed of light
(d) the energy transferred is proportional to \hQ fourth power of the
temperature difference between the objects.

The electromagnetic spectrum is illustrated in figure 5.3. Radiative heat transfer takes
place in the infrared portion of the spectrum, from 0.75um to about lOOum, although
most practical measurements can be made out to about 20um.
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Figure 5.3: Infrared (left hand side) of visible light in the electromagnetic spectrum (NASA)
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The measurement of thermal infrared radiation is the basis for noncontact temperature
measurement and thermography. Thermal infrared radiation leaving a surface is
called exitance or radiosity. It can be emitted from the surface, reflected off the
surface or transmitted through the surface. This is shown in figure 5.4.

Thermal infrared radiation impinging on a surface can be absorbed, reflected or
transmitted as shown in figure 5.5. Kirchhoff s law states that the sum of the three
components is always equal to the received radiation (equation 5.6 - the percentage
sum of the three components equals unity).
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a (absorptivity) + p (reflectivity) + x (transmissivity) = 1

(Eq. 5.6)

The roughness and surface characteristics will determine the type and direction of
reflection of incident radiation. A smooth surface will reflect incident energy at an
angle complementary to the angle of incidence. This is called a specular reflector. A
rough or structured surface will scatter or disperse some of the incident radiation. This
is called a diffuse reflector. No perfectly specular or perfectly diffuse surface can exist
in nature. All real surfaces have some diffusivity and some specularity. When making
practical infrared measurements, the specularity, or diffusivity, of a target surface is
accounted for by considering the emissivity of the surface.

5.3

Surface Temperature Measurement Methods for IC’s/MMIC’s

There are at least three different methods for measuring the surface temperature of a
semiconductor chip, and in particular the transistor junction temperature of GaAs
MMIC’s. The commonly used methods are;

1.

Infrared (IR) thermography

2.

Liquid crystal spectroscopy

3.

The ‘drop diode’ test method
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From an extensive review of the published literature, Infrared (IR) thermography is
the most appropriate method for the thermal characterisation of the 100 GHz flip chip
medium power amplifier. Physical contact with the flip chip MMIC is not permitted
due to the risk of damage to the fragile bump bonds. The ultimate objective is to
measure the average junction temperature of the eight power transistors FETs as the
region under the gates in these FETs should be the hottest regions on the die.

5.4

Summary of Infrared Thermal Measurement Theory

As previously discussed in this chapter, the measurement of thermal infrared radiation
is the basis for noncontact temperature measurement and thermography. Thermal
infrared radiation leaving a surface is called exitance or radiosity. It can be emitted
from the surface, reflected off the surface or transmitted through the surface. This is
shown in figure 5.4 above.

Thermal infrared radiation impinging on a surface can be absorbed, reflected or
transmitted as shown previously in this chapter, figure 5.5. Kirchhoff s law states that
the sum of the three components is always equal to the received radiation (the
percentage sum of the three components equals unity).

a (absorptivity) + p (reflectivity) + i (transmissivity) = 1

This brief summary of the theory behind IR thennal measurements fonns a good basis
for understanding the complex nature of IR measurements as applied to the thennal
characterization of thelOO GHz flip chip MMIC. The emissivity setting (between 0
and 1) on the IR camera can have a significant effect on the range and magnitude of
the temperature measurements. Therefore, a significant portion of the thermographs
that are shown below are calibration of the IR camera and show the importance placed
on determining the emissivity value for the experimental setup.
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5.4.1

Description of Infrared [IR] Measurement Test Setup

The infrared measurements were carried out in a class 10,000 cleanroom with an
ambient temperature of 2rC +/- 2°C. The infrared camera used for the measurements
on the 100 GHz flip chip MMIC mounted in the x4 multiplier-amplifier module was
the Inframetrics [FLIR] ThermaCam P380 infrared imaging system operating in the 35um range producing 256 x 256 pixel images. This setup is shown in figure 5.6
below. The photograph shows the height adjustable camera stand with the ‘dummy’
gold plated body sitting on the surface of the camera base which ensures that the
camera optics are perpendicular to the target surface. The optical lenses used include
the infrared optics standard lens 16° 1:1, the principle microscope lens with 25um
nominal spot size and the additional high resolution microscope lens (screws on to the
principle lens) producing a nominal spot size of Mum. This Mum nominal spot size
gives a comparable resolution to that used by Lohan [18] in 1999 using a similar
infrared camera on the exposed die surface of a decapsulated SOI 6 component. Other
equipment used include a colour monitor which is attached to the camera, a
PCMCMA data storage card [captives images in .tif format for analysis], a Portec
model PI 8013 digital thermometer with a miniature type k thermocouple for contact
temperature measurements on the housing of the module.
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Figure 5.6: Inframetrics ThermaCam P380 infrared imaging system with standard lens
looking at the dummy FPA-10 quadrupler amplifier

Other items used during the ealibration and IR measurement of the flip chip MMIC
module are listed below;

• The FQA-10 Quadrupler-Amplifier module with top and bottom covers removed to
gain uninterupted access to the MMlC’s for IR camera measurements.
• A Coutant variable DC power supply with voltmeter and ammeter displays
• The dummy FPA-10 amplifier case with a 6mm x 6mm x 0.35mm piece of
unprocessed GaAs wafer attached to the surface of the body using silver epoxy in the
approximate location of the alumina tile.
• A 15 ohm TO220 type power resistor [rating 2W without a heatsink; 20W heatsunk]
attached to dummy case using one M2.5 screw.
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• Kapton tape to secure the thermocouples in place.
• DC340 Heatsink compound [Dow Coming] used with TO220 power resistor in the
calibration experiments.

5.4.2

Determine the Emissivity setting for GaAs MMIC Measurements

The calibration section of the IR measurements is primarily designed to detemiine an
accurate emissivity setting (emissivity is a unitless value between 0 & 1) for the
Inframetrics ThermaCam P380 infrared imaging system while measuring the surface
temperature of the GaAs MMIC’s. Lohan [18] reported initial erroneous temperature
gradients on a nontreated die surface using a constant emissivity (e) setting. They
solved the problem by coating the surface of the die, PCB & package with a thin layer
of paint with a known emissivity value of 0.92. Earlier, Nishiguchi (17) had similar
issues with erroneous IR surface temperature measurements of GaAs IC’s where he
used an emissivity value of 0.49. Nishiguchi concluded that a plausible emissivity
value of 0.31 was applicable for GaAs IC’s based on a 50% / 50% metal / insulator
combination where the 0.31 is the average between the emissivity value of metal
(0.13) and insulator (0.49). The reason tor the earlier miscalculation was due to low
spatial resolution and radiance from the metal part. As the coating or painting of the
MMIC’s (which have a known emissivity value) is not an option in this project, then
the emissivity value of 0.31 used by Nishiguchi is a good reference point for the
following experiments.

The IR camera calibration measurement apparatus is shown in figures 5.6 and 5.7
with the TO220 power resistor attached to the body with a M2.5 screw. This is the
heat source for the calibration tests. Special attention is drawn to the large distance
(~30cm) between the standard camera lens and the calibration target. The result of
using the standard lens is that a general thermographic view of the amplifier body
with the TO220 resistor package is obtained (approximately 60mm square) as shown
in figure 5.8. The opposite can be observed (~2cm or less) when the 25/15 micron
microscope lenses are attached to the camera (figure 5.9). The IR images shown in
figures 5.3 to 5.9 below are observed on the different materials in the dummy body
test set-up usually with the thermocouple attached to the object in question so that a
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direct contact reading can be obtained to verify the IR reading. Where necessary,
adjustments to the emissivity setting on the IR camera are made in order to match the
direct contact reading with the thermocouple. The emissivity values used on the IR
camera for the various material surfaces are recorded and later used in the
measurement of the actual materials in the x4 multiplier (GaAs, ceramic, metal,
polymer).

The dummy body is sitting on the aluminium base of the IR camera stand throughout
the calibration phase of the measurements. Therefore, this can be treated as an infinite
heatsink and the dummy body temperature is observed to be about 1-2°C above
ambient when a similar power input level to the actual x4 multiplier module is applied
(~5V/0.6A=3 Watts).

Figure 5.7: Dummy body of amplifier with a thermocouple attached to surface of the TO220 power
resistor.

The case temperature is monitored using a miniature thermocouple attached to the
case of the TO220 resistor with kapton tape (Digital thermometer is Portec type k
model PI 8013). The digital thermometer gives a thermocouple contact point reading
of 79.7°C. This is in reasonably close agreement with the three IR thermograph spot
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point reading (camera spot 1, 14, 15) of 83.4°C, 75.5°C & 75.9°C taken on different
locations of the top surface of the TO220 package. This can be seen as the light
yellow / white area on the centre of the thermogram shown in figure 5.8 below.

Specific Data for this image: Tlie thermocouple is attached to the power resistor case using kapton tape.
Standard lens on attached to the IR camera. Bias condition 10V/0.6A. IR camera measured hot spot at
83.4°C. Thermocouple measurement =70°C (this does not relate to the measurement in figure 5.7
above). No thermal compound used. Emissivity= 1.0 for black plastic surface.

It can also be observed that the internally generated heat flows outwards through the
two electrical connection lugs and the temperature is measured here at 59.5°C (spot
2). The temperature can be observed to drop off as the measurements spots move out
along the insulated copper wire but it is still quite hot at a distance of about 10mm
from the lug with spot 4 reading 45.3°C.

The IR images can be subsequently enhanced and interrogated using the
accompanying PC based software to acquire additional data. Further ‘what if
senario’s can be performed offline, such as varying the emissivity setting to explore
such items as temperature extremes that may result from such changes.
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Figure 5.9: IR image of the TO220 power resistor attached to the dummy case of the FPA-10 module.
[A02]
Specific Data for this image: The thermocouple is attached to the resistor case using kapton tape.
Standard lens on camera. Bias condition 10V/0.6A. IR camera measured hot spot at 78.9°C.
Thermocouple measurement =80°C. ITiermal compound used. Emissivity=l .0 for black plastie surface.

The experimental setup for Figure 5.9 is identieal to 5.8 in terms of DC bias
conditions to the power resistor and the IR camera setup. However, thermal
compound (DC340 - Dow Coming) is applied between the thermocouple and the
surface of the power resistor and this results in a much closer match between the
measured readings on the thermograph (78.9°C) and the thermocouple (80°C).
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Figure 5.10: IR image of the TO220 power resistor attached to the dummy case of the FPA-10 module.
[A03]
Specific Data for this image: 'Fhe thermocouple is attached to the power resistor case using kapton
tape. Microscope lens on camera. Bias condition 10V/0.6A. IR camera measured hot spot at 81.8°C.
Thermocouple measurement =79°C. Thermal compound used. Emissivity=l .0 for black plastic surface.

The microscope lens was then attached to the IR camera replacing the standard lens.
All other DC bias and camera settings were identical to those used in figure 5.9
above. Heatsink compound was applied between the thermocouple tip and the plastic
surface of the power resistor. The hot-spot recorded by the IR camera was now
slightly higher at 81.8°C as can be observed in the top right hand comer of the
thermograph shown in figure 5.10. This was still quite a good match with the
thermocouple reading of 79°C showing that the IR camera is generally measuring
correctly on the plastic surface of the TO220 power resistor.
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Figure 5.11: IR image of the dummy case of the FPA-10 module looking at the GaAs surface. [A06]
Specific Data for this image: Tlie thermocouple is attached to the GaAs surface using kapton tape.
Microscope lens on camera. Bias condition 10V/0.6A. IR camera measured hot spot at 29.6°C.
ITiermocouple measurement =29.7°C. 'Fhermal compound used . Emissivity setting of 0.15 gave the
best match between thermocouple and camera. Comment: The camera hot spot was taken very close to
the thennocouple tip and there appeared to be quite a lot of reflection from the surface.

The next step in the ealibration proeess was to attempt to replicate as closely as
possible the actual IR measurement test setup on the GaAs MMIC in the x4
multiplier. This was done by attaching an unprocessed piece of GaAs wafer (~6mm x
6mm) to the dummy Au plated housing using silver epoxy. The heat source for the
GaAs experiments was the TO220 power resistor as previously used.

Figure 5.11 shows an IR image of the dummy case of the x4 multiplier module
looking at the unprocessed GaAs surface described in the previous paragraph. The
thermocouple was attached to the GaAs surface using kapton tape. The microscope
lens was attached to the IR camera. The bias conditions for the resistor are 10V/0.6A.
The IR camera measured the hot spot on the GaAs surface at 29.6°C. The equivalent
thermocouple measurement is 29.7°C without thermal compound applied . An
emissivity setting of 0.15 on the camera gave the best match between thermocouple
reading and the thermographic image from the camera.

99

Thermo-Mechanical Design and IR Measurement of a 100 GHz Flip Chip MMIC - June 2007

15:53:'«3 CClKiZOlTi e 0 Jfl in -ZyrC

Figure 5.12: IR image of the dummy case of the FPA-10 module looking at the GaAs surface [A07].
The thermocouple is attached to the GaAs surface using kapton tape. Microscope lens on camera. Bias
condition 15V/0.95A. IR camera measured hot spot at 37°C. Thermocouple measurement =38.8°C.
dTiennal compound used . Emissivity setting of 0.38 gave the best match between thermocouple and
camera. Comment: very stable conditions between camera and thermocouple.

The bias to the power resistor was inereased to 15V/0.95A so that a new set of
comparative reading could be obtained (figure 5.12). An emissivity setting of 0.38
gave the best match between the direct thermocouple measurement and the adjusted
IR thermogram.

It must be stated that the adjustment of the emissivity setting on the camera was
somewhat subjective in nature, and the experience of the camera operator was critical
in determining erroneous measurements especially where highly reflective surfaces
were present, such as the gold plated housing surface that was present in these
experiments.
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Figure 5.13: IR image of the dummy case of the FPA-10 module looking at the GaAs surface. [A08]
llie thermocouple is attached to the GaAs surface using kapton tape. Microscope lens on camera. Bias
condition 12V/0.75A. IR camera measured hot spot at 33.4°C. Thermocouple measurement =34.5°C.
Iliermal compound used. Emissivity setting of 0.34 gave the best match between thermocouple and
camera

Figure 5.13 shows different bias conditions (different heat generating conditions) for
the TO220 power resistor with the direct temperature measurement from the
thermocouple attached to the surface of the GaAs reading 34.5°C and the IR camera
hot spot at that point measuring 33.4°C.

5.4.3

Conclusions from the IR Camera Calibration Phase

The results obtained from the calibration of the IR camera are summarised in table 5.1
below. The first three rows in this table refer to measurements carried out looking
down perpendicular to the top plastic surface of the TO220 power resistor package.
The DC power applied to the resistor is 6W (10V/0.6A). When thermal compound is
applied between the thermocouple and the top surface of the resistor, the
measurement accuracy of the IR camera is within about 2°C of the direct contact
reading which is acceptable for these measurements. The emissivity on the IR camera
is set at about one (1.0) which is broadly representative of a black plastic material (see
appendix 2).
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The thermocouple is now attached to the surface of the GaAs sample piece (6mm x
6mm) which has been attached to the reverse side of the Au plated aluminium block
using conductive (Ag) epoxy. An initial close match was obtained between the direct
thermocouple reading and the IR camera using an emissivity setting of 0.15.
However, there appeared to be quite a lot of reflections from the very smooth ‘shiny’
surface of the polished GaAs sample. The power was ramped up on the TO220
resistor to about 14W and the emissivity setting was optimised at about 0.38. The
power to the TO220 resistor was reduced to about 9W and the emissivity again
optimised at about 0.34.

Ref.
surface
Fig. 5.8
Fig. 5.9
Fig. 5.10
Fig. 5.11
Fig. 5.12
Fig. 5.13

DC
power
applied
to TO220
6W

Thermocouple
Reading

Thermal
compound
under
thermocouple
NO

70°C
TO220
Black plastic
SOT
TO220
6W
YES
Black plastic
79T
TO220
6W
YES
Black plastic
GaAs
6W
29.7T
YES
14.3W
38.8T
YES
GaAs
9W
34.5T
GaAs
YES
Table 5.1: IR Camera Optimised Emissivity Setting

IR
camera
Hot spot

Optimised
Emissivity
setting

83.4T

1.0

78.9T

1.0

81.8T

1.0

29.6T
37T
33.4T.

0.15
0.38
0.34

In conclusion, an emissivity setting of 0.34 was used as the initial value for the flip
chip measurements on the MMIC’s in the multiplier module. This is in close
agreement with Nishiguchi’s [17] emissivity value of 0.31. Lohan [18 ] used a thin
layer of paint on the die (destructive test) with a known, uniform emissivity of 0.92
and obtained good results with this method.

5.4.4

IR Temperature Measurements of MMIC’s in Multiplier Module

The x4 multiplier module with the top block removed is positioned on the base of the
infrared camera stand and powered up using the coutant variable power supply. There
is no RF signal applied to the K type input connector during the IR thermography
measurement session. The thermocouple probe is attached to the top surface of the
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main block and secured in plaee using kapton tape. The digital thermometer is a
Portec type k model PI 8013 as previously used during the calibration phase. The 15
mierons high resolution microscope lens is attaehed to the IR camera and is used for
all of the following MMIC measurements. The measurement apparatus and setup is
shown in figure 5.14 below. Note the elose proximity of the mieroscope lens to the
target (<10mm from the MMIC) due to the focusing requirements of the IR eamera
optics.

Figure 5.14: Inframetrics ThermaCam P380 infrared imaging system with the microscope
lens attached and looking at the FPA-10 quadrupler amplifier flip chip MMIC.

The infrared eamera is eonnected to a suitable monitor (see figure 5.16) and with the
emissivity set to 0.34 on the adjustment panel on the side of the eamera, real time
thermographie images of the MMIC’s are visible on the monitor. The images can be
further enhaneed by using the zoom in / zoom out buttons on the side of the camera.
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Figure 5.15 below shows the 50-100 GHz flip chip doubler MMIC, and even though
the IR camera is looking at the unprocessed reverse side of the GoAs chip, the
complex metal pattern on the underneath side is clearly visible in the thermogram.

w
*r'

Figure 5.15; IR image of the 50-100 GHz doubler flip chip MMIC. [A09]
Bias condition for FPA-10 ~5V/0.6A. 15um resolution microscope lens on camera. Emissivity setting
of 0.34. Significant Finding; The IR camera can see through the GaAs chip as the circuit
geometry is clearly visible on the thermogram. See photograph 5.11 below for comparison.

This MMIC is 3mm long x 2.25mm wide and the twin (balanced design) RF
transmission lines on the underneath surface are about 10-13 microns wide [ref 46page 60]. There is a similar sized gap between these lines as can be seen in the
photograph in figure 5.16 below [46]. The two heat generating dual gate FET devices
are 45 micron gate width (an approximate 50 x 50 micron square) and these are
clearly visible as hot spots 2 & 3 in figure 5.15. Therefore, the resolution achieved in
this image is about 50 microns or better, and that is of course ‘looking through’ the
0.63mm thick GaAs chip. This is considered an excellent result as very small features
(<50 microns) are easily and quickly detectable in a safe, simple and non destructive
manner using the IR camera.
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Figure 5.16: Photograph of tlie 50-100 GHz doubler amplifier MMIC [46],
The Flip chip IR image is shown above in figure 5.15.

The next thennogram is of the second flip chip MMIC on the alumina tile, the 100
GHz power amplifier. The IR camera setup for the power amplifier is identical to the
doubler just described above. The x4 multiplier module is moved by hand along the
camera base until the IR image of the new chip comes into view on the monitor (see
figure 5.17). The emissivity is again set to 0.34 and the camera and re-focused to
achieve the highest quality image resolution. The image is captured in both tif and
jpeg format and is shown in figure 5.18 below. This chip has four times the heat
generating capacity of the previous doubler MMIC with eight dual gate devices
similar to the two in the doubler, but arranged in a parallel format to maximise the
output power from the device. They consist of two dual gate FET devices in parallel
followed by two more in parallel and then followed by four in parallel close to the
output of the die.
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Figure 5.17: Monitor attached to the Inframetrics ThermaCam P380 infrared imaging system showing
the 100 GHz MPA.

This can be seen in the photograph in figures 5.16 and 5.17 with the coiTesponding IR
thermogram of the flipped MMIC shown in figure 5.18. The eight heat generating
FET regions are clearly visible on that thermogram and are designated as spots 2,3,4,5
& 7,8,9,10. Spot 6 is an unknown or spurious reading loeated slightly below the
second parallel FET stage. These hot spots are reading between STC and 33°C with
the chip itself reading about 27°C. The general profile of the RF traeks on the surface
of the MMIC are again visible on the thermogram looking ‘down through’ the
thiekness (0.63mm) of the GaAs chip. The MMIC is somewhat elearer in figure 5.18
where some post proeessing has been carried out using the thermoteknix software
package. The temperature of the alumina to the left of the MMIC is measuring 24°C at
spot #15 while the hottest temperature on the MMIC is 32°C (spot #2) on one of the
FET’s. This gives a temperature inerease of just 8°C between one of the hottest
regions on the MMIC [a heat generating FET area] and an arbitary point on the
surface of the alumina.
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Figure 5.18: IR image of the 100 GHz MPA flip chip MMIC. [A12J
Bias condition for FPA-IO ~5V/0.6A. I5um resolution microscope lens on camera. Emissivity setting
of 0.34. Comment:spurious hot spot away from transistors.

Referring back to the FEA simulations in chapter 4, and in particular to the results
summary in figure 4.10, the minimum temperature increase predicted in the MMIC
was 2rc which is quite a difference from the 8°C temperature rise that the IR
thermogram in figure 5.18 is recording (This temperature increase is with respect to
the body or case temperature). There are two reasons for the discrepancy between the
predicted and measured temperature increases outline above. The first reason is due to
the limited resolution of the IR camera optics where even the best available lens for
our camera of 15 micron is still out by about two orders of magnitude in terms of the
absolute gate length (lg=0.15 micron). Even though the gate width of 45 microns (in
the amplifier FET regions of the 100 GFIz MMIC) is within the specification for the
microscope lens, the optics are unable to resolve down to the very long thin line that
is represented by a single gate length. Referring back to the theory behind heat
generation in Field Effect Transistors discussed in chapter 3 where the maximum
current flow is located directly underneath the gate region, then it becomes somewhat
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clearer that the thermographic images are showing an average temperature for the
entire FET areas (~45 x 45 micron square area).

JMtimottknK
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Figure 5.20: IR image of the 100 GHz MPA flip chip MMIC. [A13]
Bias condition for FPA-10 ~5V/0.6A. 15um resolution microscope lens on camera. Emissivity setting
of 0.34. Some post processing of the IR image has been carried out using the thermoteknix software
package which result in better defination of the input and output alumina tracks.___________________
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As these areas are clearly identifiable in all the thermograms, then it is a reasonable
conclusion to specify a resolution of 50 microns or better for the flip chip
measurements. The temperature underneath the dual gate FETs is higher, but not
quantifiable with our current IR apparatus.

The second reason for the lower temperature increase recorded by the IR
measurements is due to the absorption / partial transmission of the IR radiation while
passing through the GaAs material of the MMIC as it is mounted in its ‘flipped’
configuration. In fact, the GaAs material is comparable to an infrared window where
certain materials (see appendix 3) are transparent or partially transparent to infrared
radiation across the infrared radiation band. Whilst the theory behind infrared
thermography and its transmission through various materials was known to this author
before the commencement of the IR measurements, the clarity and detail of the
thermographic images of the MMIC’s captured was really encouraging in terms of
achieving the goals of this section of the project; i.e. can we measure the temperature
of the MMIC’s whilst concealed by their flipped mounting arrangement.

5.4.5

Correction for Transmittance losses in the GaAs MMIC

Applying the IR window transmittance theory to the GaAs MMIC and using the
graphical data supplied in appendix 3, a transmittance value of about 0.55 is
applicable for a GaAs chip with a thickness of 0.63mm (by coincidence, the thickness
chosen for the GaAs window data supplied in appendix 3 was almost identical at
0.65mm). The IR camera operates in the 3-5 micron (midwave) wavelength region of
the IR spectrum. The best approximation for infrared window transmittance
measurements in IR camera’s that do not have transmittance compensation is to find
the product of IR window transmittance (0.55) times the target emissivity (0.34) [ref
25 - FLIR Systems Inc.].

109

ThetTno-Mechanical Design and IR Measurement of a 100 GHz Flip Chip MMIC - June 2007

Figure 5.21; IR image of the 100 GHz MPA flip chip MMIC. [A13] emissivity=0.19
Software simulated hot spot #2=37°C [Hot spot #2=32°C @ e=0.34]
Transmittance for IR GaAs window=0.55. Corrected emissivity=0.55 x 0.34=0.19 as the IR image is taken
‘looking through’ the GaAs chip.

Using the PC based thermoteknix software package, the emissivity is changed to the
corrected value of 0.19 and this now gives a revised spot temperature of 37°C. This is
a temperature increase of about 14°C with respect to the case temperature of
23°C. The thermographic image for the corrected emissivity is shown in figure 5.21
with spot #2 (second stage FET in the centre of the image) at 37°C.

This is an average temperature for the FET surface area (50 x 50 microns) on the
MMIC. It is not the maximum junction (the area under the gate) temperature for the
device.

5.4.6

Comparison Between the Measured and Modelled Results

As discussed in the preceding section, infrared thermographic images of the flipped
100 GFIz MPA reported an average FET temperature increase of 11 °C. These infrared
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micrographs were taken looking ‘down through’ the 0.63mm thickness of GaAs die.
When transmittance losses through the GaAs were taken into account by using a
correction factor to modify the emissivity value on the IR eamera, a correeted
temperature increase of 17°C was recorded. Detailed geometric modelling of the
strueture using optimised Au stud bumps predicted a junction temperature inerease of
21°C for the alumina substrate (as was used in the aetual build). While the predicted
and measured temperature increases appear to be in elose agreement with just a 4°C
variation, it must be stated that there are several, unavoidable, reasons why the
modelled results may differ from the measured. These could include, but are not
limited to, some of the following;

1.

The thermal properties of the actual materials may differ from the assumed
modelled value. For example, 1 selected the lower end of the range for the
thermal conductivity of GaAs (45.5W/m-K) as this represented a worstcase scenario,

2.

The model assumes conduction only. Due to the nature of the
measurement setup, there may be potential for convection losses from the
open x4 multiplier amplifier module,

3.

The models utilise target geometries for the Au bumps. The actual bump
geometries may be slightly different after proeessing. (see figure 6.3, page
116 for a side view of actual bumps],

4.

The model assumes perfeet eontact at all material interfaees, any areas of
non/poor contaet would significantly increase the thermal resistanee at that
point,

5.

Meshing effeets: due to the variation in seale of the model geometries, the
model mesh may affect results.

5.5

Special note on setting emissivity values on IR cameras

In virtually every application of infrared thermometry the user needs to have a
eonvenient way of estimating emissivity value for an aecurate temperature
measurement. Emissivity is a modifying factor used in single eolor thermometry.
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Emissivity, or radiating efficiency, of most materials is a function of surface finish,
temperature and wavelength of the measuring instrument. The table shown in
appendix 2 gives a listing of emissivity values for total emissivity of various surfaces,
as well as spectral emissivity at a temperature most frequently used. Full results
summary and conclusions are discussed in detail in chapter 7.
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Chapter 6

Inspection of Bump Bonding and MMIC

6.0

Introduction

After extensive RF testing of the first build of the x4 multiplier module, no significant
RF power was detected at the WRl 0 output port. The main diagnostic tests that can be
carried out on an integrated MMIC module are DC voltage and current measurements
on the gate and drain supply tracks. Once these are deemed to be satisfactory, then RF
probes can give an indication of frequency and power level but this is very difficult at
90-100 GHz, the operating frequency for the final stage power amplifier MMIC.
Therefore, it was decided to replace the first alumina tile with the final stge doubler
and amplifier MMlC’s with a spare assembled tile. The tile is attached to the gold
plated aluminium housing with silver epoxy as this provides both good electrical
grounding and a good thermal conduction path from the heat generating MMIC to the
case. This was an ideal opportunity to inspect the surface of the MMIC to determine if
any thermal / heat induced damage had been done.

6.1

MMIC Removal and Analysis

The alumina tile is removed from the aluminium case using a sharp #11 scalpel blade.
The tile fractured in a number of places during this procedure (as expected). However,
the 100 GHz MPA MMIC stayed attached to the alumina substrate except for one
small region in a comer area. The MMIC was then carefully removed from the
substrate using the same procedure (prising a sharp scalpel blade between it and the
alumina) as described above. Figure 6.1 shows the 100 GHz power amplifier MMIC
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after it has been removed from the alumina tile. One comer of the MMIC on the
output (right hand side) side broke away during the seperation process.

Figure 6.1: 100 GHz Power Amplifier MMIC after removal from the alumina substrate

The MMIC is first inspected under low magnification (xlO) and considering the
forces that were applied in order to separate the MMIC from the bump bonds, in
appears to be in good condition. As can be seen from this photograph, the MMIC
appears to be in very good condition and there is no evidence of any short circuits that
may have resulted from the bump bonding / assembly process. This was one of the
main concerns as it is virtually impossible to visually inspect the bump bonding
process once the MMIC is attached. There is evidence of some damage near the heat
bumps close to the FETs but this was probably caused by the removal process. This is
especially evident near the four parallel FET’s at the output end of the chip. Overall,
considering that there were 31 Au stud bumps which had to accurately align and make
contact in the X, Y & Z directions, then it was quite an achievement to successftilly
carry out the process.
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Figure 6.2 shows the remainder of the alumina substrate with the Au stud bumps still
attached to the tracks and heat bump pads (centre). The black specs on the surface of
the alumina are the shattered pieces of the GaAs chip which fractured during the
removal process. All tracks remained intact on the alumina indicating good adhesion
of the metallisation to the substrate.

Figure 6.3 shows an inclined side profile view of the Au stud bumps on the alumina
substrate. The profile of the three or four central bumps that are in focus in the
photograph look more hemispherical in appearance then cyclindrical as was assumed
in the FEA modelling. This would have a negative impact on the heat removal ability
of the 13 heat bumps located close to the heat generating FET areas. This is because
of the reduced surface contact area that the curved bump may have with the MMIC
pad. As a consequence, the chip may run hotter then predicted by the FEA
simulations.

115

Thefmo-Mechanical Design and IR Measurement of a 100 GHz Flip Chip MMIC - June 2007

Figure 6.3: Side profile of the Au bumps attached to the alumina substrate tracks.

However, there is contrary evidence to the curved contact point senario when the
zoomed in photograph in figure 6.4 is examined in detail. The imprint of the Au stud
bumps where the metallisation came away from the GaAs is clearly visible in this
high magnification photograph of the final FET stages of the 100 GHz MMIC. The
heat bump pads on the MMIC are 100 microns square in size and it is clear that the
central bump on the photograph left an imprint that is about 70 microns in diameter.
This would suggest that the bumps ‘flattened out’ on contact with the MMIC during
the complex attachment process (as heat and pressure is applied).

The vertical alignment of the Au bumps with the MMIC pads is excellent and there
appears to be a gap of about 10-15 microns above and below the bump. It is clear
from this photograph that the tolerances required from the assembly process are very
high as 10-15 microns movement in the Y axis direction would result in a short circuit
with the FET transistor and as a consequence destroy the MMIC.
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Figure 6.4: Zoomed in micrograph of the output stage FET of the 100 GHz flipped MMIC after its
removal from the alumina substrate.
fhe vertical dimension in this photograph is about 500 microns (0.50mm). The three FET areas visible
in the centre of the photograph are about 50 x 50 microns square.__________________________________

6.2

Conclusion

The 100 GHz flip chip MMIC appears to have been bonded correctly and there was
no evidence from the visual inspection that any major thermal overload occurred
while the x4 multiplier module was under normal test conditions. This would suggest
that the bump bonds performed as both electrical and thermal conductors as expected.
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Chapter 7

Results and Conclusions

7.0

Summary

This chapter discusses the methodology used to firstly calibrate and subsequently
measure the temperature of the 100 GHz flip chip MMIC as it is mounted in the x4
multiplier amplifier module using an IR camera. The primary conclusion drawn from
this non-contact temperature measurement method is that the 100 GHz flip chip
MMIC was successfully biased through the intricate module circuitry and it
successfully drew current through all of the eight FET amplifiers on the MMIC. The
eight FETs (2 in parallel followed by 2 more in parallel followed by 4 in parallel at
the output) on the power amplifier were found to be within about TC of each-other
with an absolute temperature measurement reading of about 37°C in the FET regions.
This would suggest that all eight FETs on the MMIC were drawing roughly the same
current which is a considerable achievement considering the complex nature of the
amplifier assembly process. As it turned out, this was quite a significant finding as the
level of RF power measured at the output WRIO waveguide was extremely low. The
level of detail in the thermographs shown in this chapter is excellent as the
temperature distributions and thermal gradients are clearly visible on all the images
with the FET regions clearly the hottest areas on the die.

A secondary conclusion drawn from these IR measurements is that GaAs is
transparent to infrared radiation in the 3-5 micron wavelength region. The
metallisation on the surface of the 100 GHz flip chip MMIC when it is mounted
upside-down or ‘flipped’ is quite clear on the thermograph [see figure 5.16] with the
eight hottest FET regions displaying the highest temperatures on the MMIC. This
proves that IR thermography can be used to obtain an absolute temperature reading
for a GaAs flip chip MMIC. It can also be used in research and development [R & D]
work for debugging complex flipped MMICs where there is often no other means of
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quickly finding out if power is being drawn or perhaps if short circuits may exist
between the MMIC and the substrate. When the transmittence coefficient for GaAs of
0.55 is factored into the temperature increase, a corrected temperature inerease can be
obtained which allows for losses in the IR radiation as it passes through the
semiconductor material.

In conclusion, these thermographic image clearly shows that the MMIC is biased up
and drawing current and this confirms that the Au stud bumps are functional in terms
of providing electrical contact between the alumina track and the MMIC pad. As it
proved very diffieult to get reliable and consistant RF output power readings from the
x4 multiplier module, then the IR thermographic images prove that at a very
minimum the bump bonding process was successful in getting current onto the
MMlC’s. This is a significant finding and would suggest that IR thermography has a
part to play in the debug stage of integrated high frequeney MMIC devices.

7.1

Final Conclusions

The 100 GHz flip chip MMIC appears to have been bonded correctly and there was
no evidence from the visual inspeetion that any major thermal overload occurred
while the x4 multiplier module was under normal test conditions. This would suggest
that the bump bonds perfonned as both electrical and thermal conductors as expected.

The [R thermogram (see figure 7.1) of the 100 GHz flip chip MMIC clearly
demonstrate that the MMIC was functional., with the ei2ht FET transistor each
measuring about 37°C while the adjacent alumina substrate was measuring
about 25°C (case temperature of 23°C). This was a significant finding as it proved
extremely difficult to reliabily obtain any significant RF output power from the x4
multiplier module.
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Figure 7.1: IR image of the 100 GHz MPA flip chip MMIC. [A 13] emissivity=0.19
Software simulated hot spot #2=37°C [Hot spot #2=32°C
e=0.34]
Transmittance for IR GaAs window=0.55. Corrected emissivity=0.55 x 0.34=0.19 as the IR image is taken
Tooking through’ the GaAs chip.

The infrared thermogram is looking through the 0.63mm thickness of the flipped
GaAs MMIC. A correction factor, relating to the transmittance properties of the
material in question, is used to obtain an exact temperature value. This can also
be done on the IR camera / software package if it has a transmittance correction
facility.

7.2

Future Work

One of the most interesting and potentially useful items to emerge fi*om this thesis has
been in the whole area of infrared thermography as it applies to millimetre wave
technology. As GaAs is an extremely good infrared window in the midwave (3-5
micron) and longwave (8-12 micron) IR thermography spectrum, then the
opportunities to exploit this teehnology are real, especially in the whole area of
debug/diagnostics for high power flip chip applications. Products such as high
frequency power amplifiers and integrated MMIC modules could potentially exploit
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this technology. Further research into material thicknesses would be useful as the
thickness of the 100 GHz MPA MMIC luckily matched the thickness in the graphical
data from the text book. This may or may not be the case with other thicknesses of
GaAs. Research into other semiconductor materials, such as GaN which is been used
more frequently for high performance amplifiers would also be extremely useful.

Another interesting area that arose during this work is to do with the resolution that is
attainable from IR camera’s. The microscope lens that was available for these
measurements was specified at 15 micron resolution. The author believes the best
resolution that was achieved in this work was about 50 microns which was excellent
in this case as it clearly identified the FETs areas on the MMIC and proved that they
were in fact functional, while other more complex methods did not work (high
frequency probes). The best resolution that the author has seen to date for an IR
camera is 5 microns from FLIR Systems Inc. However, these figures are still nearly
two orders of magnitude away from the gate length of 0.15 microns that was used in
the fabrication process for the 100 GHz MPA. Further research in this area and
investigating methods to improve it would be a quite interesting and challenging
project.

The mathematical expressions used in chapter 3 to calculate the thennal resistance of
the 100 GHz MPA MMIC was based on the microstrip - FET analogy (see
references). It provides a simple method for calculating the thermal resistance and
temperature increase based on the FET geometry, die thickness, die thermal
conductivity and applied DC power. When these mathematical expressions are
transferred to a spreadsheet, calculations can be performed in a matter of seconds
gi\'ing valuable information on the thermal resistance for packaging purposes. This is
especially useful where the manufacturers decline to pass on this information to the
end user. However, these expressions are based on standard FET geometry and do not
take into account the effects of dual gate FET devices. Investigation of this
problem/issue and the modification of the mathematical expressions to support dual
gate topology would be a worthwhile exercise at some ftiture date.

Finally, the creation of near exact three dimensional FEA model (Detailed Thermal
Models) of the power amplifier MMIC where all (up to 12 in the MPAIOO) metal /
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semiconductor /insulator layers and geometric features are accurately modelled in a
suitable MCAD package such as Autodesk Inventor and imported into the Ansys 8
workbench environment (or eq uivalent)would be a very interesting task, given the
power of todays hardware and software platforms. These models could subsequently
be imported into any new packaging requirements and modeled accurately to
determine the true junction to case and junction to ambient thermal resistance prior to
manufacture.
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APPENDIX 1
Properties of materials used in FQA-10 x4 Multiplier Amplifier Module
MATERIAL

Thermal

CTE

Density

Modulus of

Meldng Point

Poisson’s

Conductivity

ppni/°C

g/cc

elasricity

°C

Ratio

k

|x lOE-6]

0.33

GPa

W/m.K

170

24

2.7

69

660

120

20

8.4

-100-115

-900

Cu

390

17

8.9

110

1083

Mo

138

5.1

10.2

320

2617

Au

318

14.1

19.3

78

1064

Rl Duroid

0.20

X:31

2.2

2.4 [epoxy]

Tg post curing

Aluminium Al.
6082T4 [HE30]
Brass Ms 58
Cu
57%~Zn40%~
Pb 3%-

0.34

0.42

Y;48

5880

Z:237
FR4 ABS resin
Silver Epoxy

1.23
2.9

2.5-3

E202 epotecny

4h@ 180°C

Particle

70-80°C

size<30um

decomposition
temperature
380-400°C

Ablefilm

3.5

Below Tg:65

Tg=90

Above Tg: 150

[E&C]5025E
conductive
adhesive film
Soft Solder

49.8

24 [15-110°C]

8.6

1.46

0.54

2.2

30

183

60Sn-40Pb
Quartz- Fused
Si02
PTFE

0.25

100-160

2.2

0.40-0.55

1100-1400°C

-0.23

upper use

soda lime

Upper working

0.46

180-260°C
GaAs

45.5

6

5.32

<100> 85
<110> 122
<111> 142
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1238

<100> 0.30
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141

Si

2.5

2.3

<100> 129

1410

<110> 168

<100> 0.28
<111>0.36

<111> 187
Alumina AI2O3

26-35

8.0

3.9

393

2100

Aluminum

180

4.4-5.3

3.26

300

>2500°C

Nitride AIN
Beryllia BeO

0.22

sublimation pt
260-300

8.4-9.0

2.86

1800-1900°C

99.5

Upper working

AIN; Shapal-M

100

machineable

Macor

1.5

Dry Air at 1 bar

25.6x10-^

160 Gpa

1000-1900°C

4.8 to 600°C

tensile

upper use

5.1 to 800°C

modulus

4.4 to 400°C

13

2.95

0.31

2.5
1. 2x10 '

N/A

@ 20°C

Material property reference sources used in Appendix 1
1.

The source of the material property data given in appendix 1 is obtained primarily
from the following list;
Engineering text book ‘Semiconductor Packaging - A Multidisciplinary Approach’,
edited by Robert J. Hannemann, Allan D. Kraus and Michael Pecht (published by
Wiley-lnterscience).
Engineering text book ‘High-Power GaAs FET Amplifiers’ edited by John L.B.
Walker (published by Artech House).
These text books give a reliable independent reference point for engineering material
properties. For example, the thermal conductivity of GaAs is given as 44-58 W/m-°C
in table 12.8, page 707 {sources: Tide [1990] and Pecht [1991] in ‘Semiconductor
Packaging - A Multidisciplinary Approach}. A thermal conductivity value of 45.5
W/m-°C was used in the thermal modelling in chapter 4 which resulted in a higher
junction temperature rise being recorded by the FEA simulations.

2.

matweb.com - this website is a very useful source of material properties and original
manufacturing companies. It contains the data in a format which is compatible with
most commonly used CAD and FEA software packages. This source is useful for
very specific alloys, such as the amplifier housing material. The material used was
aluminium alloy 6082 T4 which has a thermal conductivity of 170 W/m-°C.

3.

Engineering datasheets obtained from original manufacturer websites. Very specific
product data, especially for specialised materials, can be obtained from these sources.
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APPENDIX 2
Table Of Emissivity Of Various Surfaces

Introduction:

Emissivity is a modifying factor used in single color thermometry to aehieve a correct
temperature reading. Emissivity, or radiating efficiency, of most materials is function
of surface condition, temperature and wavelength of measurement.
In the following table, values for the total emissivity of various surfaces, as well as
spectral emissivity at a given temperature, have been tabulated. Total emissivity is
defined as the resultant value when the individual emissivity factors are averaged over
the total radiation speetrum being utilized.
The user may find that for the application a different emissivity setting is required
than the one tabulated. This table, however, will provide the best initial setting. A
more refined value should be determined experimentally.

References:
1) Handhook of Chemistry and Physics, Chemical Rubber Publishing Co., Cleveland,
Ohio
2) DMIC Report 177, Battelle Memorial Institute
3) Thermal Radiation Properties Survey, Honeywell Research Center

Mikron Instrument Company, Inc.
16 Thornton Road, Oakland NJ, 07436, USA
sales@mikroninst.com
www.mikroninst.com
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Material

Temperature °C

*Emissivity

Alloys
200 ....... ..... 0.90......

20Ni-25Cr-55Fe, oxidized....

500 ....... ..... 0.97
60Ni-12Cr-28Fe, oxidized....

270 ....... ..... 0.89
560 ....... ..... 0.82

80Ni-20Cr, oxidized..........

100....... ..... 0.87
600 ....... ..... 0.87
1300....... ..... 0.89

urn
100.......... .......0.095

Polished..............................
Highly Polished..................

50-500........ .......0.04-0.06
25........... .......0.022

Unoxidized..........................

100.......... .......0.028

Oxidized........................

500

........ ..... 0.060

200

........ ..... 0.11

600

........ ..... 0.19

Commercial Sheet..........

100........ ..... 0.090

Anodized Sheet, Chromic Acid Proc

100........ ..... 0.55

Heavily Oxidized.............

93-504......

..... 0.2-0.31

Aluminum Oxide.............

500-827.....

..... 0.42-0.26

)S

Board...........................

20........ ..... 0.96

Cement.........................

0-200....... ..... 0.96

Cloth............................

93........ ..... 0.90

Paper............................

0-100....... ..... 0.95
.... Ambient

0.90-0.98

Oil, on polished metal
.001” Thick.....................

Ambient..... ..... 0.27

.002” Thick.....................

Ambient..... ..... 0.46

.005” Thick.....................

Ambient..... ..... 0.72

1,

Unoxidized....................

25........ ..... 0.048
100........ ..... 0.061
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Brass
Polished.............................

200 ......... .... 0.03

Unoxidized.........................

25.......... .... 0.035
100......... .... 0.035

Oxidized.............................

200 ......... .... 0.61
600 ......... .... 0.59

Rolled Sheet........................

20.......... .... 0.06

Building..............................

1000......... .... 0.450

Brick

Red, rough, no gross irregularities

20.......... .... 0.930

Grog, brick, glazed...............

1100......... .... 0.750

Silica brick..........................

1000......... .... 0.80
1100......... .... 0.85

Fire Brick............................

1000......... .... 0.750

Polished.............................

50.......... .... 0.10

Filament.............................

1000-1400.... .... 0.53

Carbon

Graphite.............................

0-3600....... .... 0.70-0.80

Lamp, black, water glass coating

20400....... .... 0.96

Soot applied to solid.............

50-1000...... .... 0.96

Candle soot........................

97-270....... .... 0.952

Graphite, pressed, filed surface250-510

0.980

Unoxidized.........................

25.......... ..... 0.81
100......... ..... 0.81
500 ......... ..... 0.81

jndum 87SIC; 2.3 density.......

1010-1400.... ..... 0.920-0.820

c
Earthenware........................

20............................................................. 0.90

Porcelain, Glazed................

20............................................................. 0.92

Refractory Black..................

93..............................................................0.94

Refractory White..................

93..............................................................0.90
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Chromium
Polished..................................

50........................................................................ 0.10
500-1000....................................................................0.28-0.38

Unoxidized..............................

100....................................................................... 0.08

Oxidized..................................

316....................................................................... 0.08
482 ........................................................................0.18
650 ........................................................................0.27
816.......................................................................0.36
982 ....................................................................... 0.66

Cobalt, Unoxidized...............................

500 ....................................................................... 0.13
1000.......................................................................0.23

Columbium
Polished..................................

1500.......................................................................0.19
2000.......................................................................0.24

Oxidized.................................

816.......................................................................0.73
927 ....................................................................... 0.70

Concrete................................................

0-100......................................................................0.94

Concrete Tiles.......................................

1000.......................................................................0.630

Copper
Commercial, Scoured to a shine

20........................................................................0.07

Calorized.................................

100.......................................................................0.26

Calorized, oxidized.................

200 ....................................................................... 0.18
600 ....................................................................... 0.19

Plate, heated long time, covered with
Thick oxide layer.....................

25........................................................................0.78

Plate, heated at 600°C............

200-600................................................................... 0.570

Cuprous Oxide.........................

800-1100................................................................... 0.66-0.54

Polished..................................

50-100..................................................................... 0.02-0.05

Oxidized..................................

50.........................................................................0.6-0.7
200 ........................................................................0.60
500 ........................................................................0.88

Unoxidized..............................

100...................................................................... 0.02
Liquid..................................................................... 0.15

Dow Metal.............................................
Enamel, white, fused on iron................

232-400.................................................................... 0.24-0.20
19....................................................................... 0.900

Glass
Smooth.....................................

0-200..................................................................... 0.95
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250-1000........................................................ 0.87-0.72
1100-1500........................................................0.70-0.67
Fused Quartz........................

320

........................................................................................0.75

Covex D Glass.....................

320 ............................................................ 0.76

Nonex Glass.......................

320 ............................................................ 0.82

Pyrex..................................

0-300........................................................... 0.90

Pure, highly polished...........

100....................................................................................... 0.02

Gold

Carefully polished................
Unoxidized...........................

200-600................................................................................... 0.02-0.03
100....................................................................................... 0.02
500

Enamel...............................
Graphite ....................................... 0-3600

........................................................................................ 0.03

100............................................................ 0.37
................. 0.70-0.80

Gypsum 0.02" thick on smooth
Or blackened plate...............
Human Skin...................................

20............................................................. 0.93
36.7-37.2........................................................ 0.985

Inconel
Type X................................

................. 0.550-0.780

Type B................................

450-1620........... 0.350-0.550

Iron
Cast
Oxidized.............................
Strongly Oxidized.................

200-600......................................................... 0.64-0.78
40............................................................. 0.95
250 ............................................................ 0.95

Unoxidized.........................

100............................................................ 0.21

Polished.............................

200 ............................................................ 0.210

Newly turned.......................

22 ............................................................. 0.440

Turned and heated..............

882-990........... 0.600-0.700

Liquid Unoxidized................

............................................................... 0.29

Rusted................................

25.............................................................0.65

Wrought, dull.......................

100............................................................0.50

Wrought iron, dull oxidized.... 21-360

................. 0.940

Wrought, highly polished.......

38-250.......................................................... 0.280

Oxidized.............................

100............................................................0.74
500 ............................................................ 0.84

Unoxidized.........................
Plate, pickled, then rusted red. 20
Plate, completely rusted........
Smooth oxidized electrolytic iron

1200............................................................0.89
................. 0.610
19............................................................ 0.690
127-527........... 0.780-0.820
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Iron oxide...........................

500-1200......................................................... 0.85-0.89

Rough-ingot iron..................

927-1116........... 0.870-0.950

Cast Plate, oxidized, smooth... 23

................ 0.8

Cast Plate, oxidized, rough.... 23

................. 0.82

Molten pure iron...................

1516-1771 .......... 0.420-0.450

Molten Armco iron................

1521-1689.......... 0.400-0.410.

Pure (99.96%) Unoxidized.... 127-227

0.057-0.075

Lead

Oxidized............................

200 .................................

.0.63

Oxidized, Gray.....................

24..................................

.0.280

Magnesium
Magnesium Oxide.

227-826............0.550-0.200

Magnesium Oxide.

900-1704.............................

0.200

.

Magnesite
Refractory Brick.

Marble, light grey polished.

Mercury, Unoxidized.

1000

.0.380

0-100.

.0.903

0..

.0.09

.

25.

0.10

.

0.12

100

.

538 .................................

.0.05

1482.................................

.0.17

Oxidized....

538 .................................

.0.82

Unoxidized

1000.................................

.0.13

1500.................................

.0.19

2000...............................

.0.24

Molybdenum
Polished

Filament.......
Monel metal, Oxidized.

827-2593........... 0.096-0.202
200 ...............................

.0.43

600 .................................

.0.43

Nichrome Wire
Clean.

50..............................................................0.65
500-1000......................................................... 0.71-0.79

Oxidized.

50-500........................................................... 0.95-0.98

Nickel
Polished

low..
1204.

137

0.12

.
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Oxidized.............................

200 .............................................................0.37
871............................................................ 0,85
1200............................................................ 0.85

Unoxidized.........................

25 ............................................................. 0.045
100............................................................ 0.06
500 ............................................................ 0.12
1000............................................................ 0.19

Electroplated, Polished.........
Electroplated, not polished.... 20

23 ............................................................. 0.045
................. 0,110

Wire...................................

187-1007........... 0.096-0.186

Plate, oxidized by heating at 600°C

200-600............ 0.370-0.480

Nickel Oxide........................

650-1254........... 0.590-0.860

Chromnickel........................

52-1034............ 0.640-0.760

Nickel-Silver Polished ..........

100............................................................ 0.135

Oak, Planed....................................

21............................................................. 0.900

Oil Layers on Aluminum foil
(Linseed Oil)
Aluminum foil.......................

100 ............................................................ 0.087

+1, 2 coats oil......................

100 ............... 0.561-0.574

Paint, Lacquers, Varnishes

Alum. Paint.........................

0-100........................................................... 0.55

Bronze Paint........................

0-100........................................................... 0.80

Black Glass Paint.................

0-100........................................................... 0.90

White Lacquer........................

0-100...........................................................0.95

Green paint........................

0-100........................................................... 0.95

Gray paint...........................

0-100........................................................... 0.95

Lamp black.........................

0-100........................................................... 0.95

Gold Enamel........................

0-100........................................................... 0.37

Snow white enamel varnish on
Rough iron plate................

23 .............................................................0.906

Black shiny lacquer, sprayed on iron

24 .............................................................0.875

Black shiny shellac on tinned iron sheet

21.............................................................0.821

Black matte shellac..............

77-146.......................................................... 0.910

Black on white lacquer..........

38-93.............. 0.800-0.950

Flat black lacquer.................

38-93.............. 0.960-0.980

Oil paints, 16 diff (all colors).... 100

0.920-0.960
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Aluminum paints & lacquers 10% A1 22%
Lacquer body, on rough or smooth surface
A1 lacquer, varnish binder on rough plate

100......... .... 0.270-0.670
21.......... .................................................. 0.390

A1 paint after heating to 326°C 150-316

.... 0.350

Radiator Paint
White, Cream, Bleach...........

100......... .... 0.790,0.770
.................................................. 0.840
100......... .................................................. 0.510

Radiator Paint, bronze......................
Lacquer coatings, 0.001-0.015”
Thick on alum. Alloys..........

38-150....... .... 0.870-0.970
0-300........ .... 0.97

3M NextellOI-CIO..............
Mikron high temp test paint... ambient-650

.... 0.93

Clear Silicone vehicle coating
0.001-0.150" thick: on mild steels

260 ......... .................................................. 0.660

On stainless steels 316, 301,347

260 ......... .... 0.680,0.750

On dow metal......................

260 ......... .................................................. 0.740

On A1 Alloys, 24ST, 75ST.... 260

0.770,0.820

Aluminum paint with silicone vehicle
Paint on Inconel.................
Dull black varnish.................
Glossy black varnich sprayed on iron

260 ......... .................................................. 0.290
40-100....... .... 0.80-0.95
20.......... .................................................. 0.87
40......... .................................................. 0.96-0.98

Paper, Any Color.............................
Thinipasted on Tinned or Blackened Plate

0-100........ .................................................. 0.94
19.......... .................................................. 0.920-

0.940
Plaster ......................................... 0-200
Plastics, Opaque any color...............

.... 0.91
25.......... .................................................. 0.950

Platinum
Cleaned Polished.

200-600......................................................... 0.05-0.10
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Filament....
Unoxidized.

Wire

27-1227............0.036-0.192
25..................................

.0.037

100...............................

.0.047

500 .................................

.0.096

1000.................................

.0.152

1500.................................

.0.191

50-200.......................................................... 0.06-0.07
500-1000........................................................ 0.10-0.16
1400............................................................ 0.18

Propellant:
Liquid Rocket engine............

6004500...

.0.900

Rough, fused..........................

21........

.0.930

Glass, 1.98mm Thick............

282-838....

Glass, 6.88mm Thick............

300-838....

Opaque..............................

300-838....

Roofing Paper.................................

21......

Quartz

.0.910

Silica (98 Si 02, Fe-free) effect of grain size
Microns 10 microns..............

1010-1566..

70-600 microns....................

1010-1566..

Polished..................................

100.......

Cleaned Polished.................

200-600....

Unoxidized.........................

100.....

.

500 .....

.0.035

Buffed................................

20......

.0.160

Polished.............................

93......

.0.16

371.....

.0.19

Silver
.0.052

0.02-0

.

0.02

Stainless Steel 18-8

Oxidized.............................

...
93-371 ...........................................................
0.83

Stainless Steel 303..........................

316.....

.0.74

Oxidized.............................

1093.....

.0.87

Stainless Steel 304 (8Cri 18Ni) light silvery
Rough, brown, after heating.. 216490
After 42 hours of heating at 527°C

.0.440-0.360
216-527....

0.730
Stainless Steel 310 (25Cr, 20Ni) brown, splotched.
Oxidized from furnace service. 216-527

0.900-0.970
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Stainless Steel
Allegheny metal No. 4, polished

100....................................................................... 0.130

Allegheny metal No. 66, polished

100............................................................ 0.110

Alloyed (8%Ni, 18%Cr)...........

500 ....................................................................... 0.35

Aluminized...............................

50-500.....................................................................0.79

Dull Nickel Plated....................

20......................................................... 0.11

Flat, Rough Surface................

50 ........................................................................ 0.95-0.98

Cast, Polished.........................

750-1050.................................................................. 0.52-0.56

Steel

Calorized, Oxidized.................

200 ........................................................................0.52
600 ........................................................................0.57

Sheet Steel, Ground...............

938-1100.............0.550-0.610

Sheet Steel, Rolled.................

21........................................................................0.660

Sheet Steel, Strong, Rough Oxide Layer

24 ........................................................................0.800

Sheet with Shiny layer of oxide 20
Oxidized...................................

.................... 0.82
25........................................................................0.80
200 ........................................................................0.79
600 ........................................................................0.79

Unoxidized..............................

100.......................................................................0.08
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Molten Steel.

1500-1650........... 0.420-0.530
1520-1650........... 0.430-0.40

Molten Mild Steel,

1600-1800.................................

.0.280

Molten Steel, various with 0.25-1.2%
(slightly oxidized surfaces).... 1560-1710 0.270-0.390
Molten Steel, unoxidized.

Liquid.

.0.280

Steel Plate, Rough..........

40...

.0.94

400..

.0.97

600..

.0.57

Tantalum
Unoxidized

0.21

1500.......................................

.

2000.................................

.0.26

Filament..........

1327-3000............0.190-0.310

Thorium Oxide.

277-500..............0.580-0.360

Tin
Unoxidized..............................

25........................................

Commercial tin-plated sheet iron

100 ................. 0.070-0.080

.0.05

Tungsten
Filament, aged.........................

27-3316..............0.320-0.350

Filament...................................

3316.......................................

.0.390

Unoxidized..............................

25........................................

.0.024

100...............................

.0.032

500 ......................................

.0.071

1000................................

.0.15

1500......................................

.0.23

2000................................

.0.28

Turbojet Engine Operating.

350-600.....................................................................0.900

Water

Ambient.....................................................................0.96

..............................

Wood
Spruce, sanded....

93...

.0.82

Oak, planed..........

0-200.

.0.89
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Zinc
Highly Polished....................
Unoxidized.........................
Oxidized be heating at 399°C.. 399

200-300.......................................................... 0.04-0.05
300 ............................................................ 0.05
................. 0.110

Galvanized Sheet Iron, fairly bright

28 ............................................................. 0.230

Galvanized sheet iron, gray oxidized

24 ............................................................. 0.280

Zinc, galvanized sheet..........

100......................................................... 0.210

Zirconium Silicate............................

238-500............0.920-0.800
500-832

0.8000.520
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APPENDIX 3
Materials For Infrared Windows And Domes

SIK'

^ MatlBals for Infrared
Windows and Domes
Properties and Performance
DANIEL C. HARRIS
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Optical Fropcrtie-s of Infrarixl Windows

33

I Ee “SS ^i ^ ^^ 2E

a

o

c —

li

o

5^ in *5 =
M 3
E C
o

^
2

c

g. s

o —
73 N fNj

i?

§ -S 1- -£
^
eg —

S

cr ^ - E
E ^ S E^

f. 5
‘S S'

is.
. ,

^ -o S

^

g. 'f ^
^ E ^

u
5i

?. t- 5.
«
<c

i ^

a: ^ q:
aj

^
>•
^

2

^ S
E £
£
—
^

oc ^

3

s a>

O 2 c

■ft
c *0
^ ^ *-» c ^
^ g _g ^ u
<g o
2

■

c

ot,

c S
i -

^ ™ '-’

E "2

tj ™

i ^i i
-g I -I 5 E
o

2

2

eg
E fn u
y
O
^^
2
oo S^ -

a: “g 1 - “
■I 4J^^ "M Oi

a
? E 5 ^ -y 9 •E I -E

is = i ^ 'r^ i s.I = ^u

ow1= g.
P ^
§ t/^
=;
., S^

“

(5 ig ^ I y

O O 2

H
-c ^

^

u

jj

E

^/ \0

ao.
-

•£

^ r. 5;
■
;:::■

.

^ E
9
^ S' @ E ^
B1

3 ^

■S
E

N E

“

^
w 5e c
^ o
a>

''■

5

o

>, _
^ "o

• -C

^
—

i E ^
_ 3 \0
ic
O
r-i
9 5 _- o
rj u
g
u 3 >
@ g E
£ b
£ x.
E <N

E
p

^
^

2

£ ^ 1 ^
3
o ^
< O E —
§ 6C
c
^

1 J .*C*“

= -O c«

o E o

5 a

^

!c C -S TJ
rsi -5
>' § J s ^ = E

-S
5
O
E
E

^
E
^
3
—
“
P
1

J:

tfl

>> t?;

rg ^

& £ 5 ^
« ■a,
£
-O
^
P
y
u t
S.
c 2 'f. c
O
o
■=
^
eg o
n3 •S
-s ^
^
x:
E
^
^ E 00 —
E
« i:! eg
CTJ
° i
-= U E
(N t? 1 -s “
.
ro
^ yoT
•S £ >o J
®
c 2
ii ^ ^cx
n o
•P
a.
-ii
^ -i: *3

sf S I ^U

►j <

145

1 8 £'

s

3

^ I g> S' 5 I
£

i

s oc

N D.

Thetmo-Mechanical Design and IR Measurement of a 100 GHz Flip Chip MMIC - June 2007

MaicnaK lof Infrared Wintloxk.s utkI Dvimcs

KiR. 1,42 I raiiiiiiissmii windows foi sclcslcd malcnals Numbers give tultiff edge.
taK.cii a^ the wavclcngih (|iin) ai which a 2 mm thick, window has
iiansmitiance
('uliiff niges .tic only approsmiatc, and niay varv with the quality of the rnaienal Shadeil
regions for diatTHind anti silicon f-ave low transmission (F-'igure coriinued on next naae v
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Opucal Pniperties of Infrared Windows

59

Fir. 1.44. Candidate 2-color infrared window maieruls for cxicrnal use Specimens
are the same as in Fig. 1.18 IIk thicknesses are; ZnS. 5.2 mm. ZnSc. 7.1 mm; (laP.
3 0 mm. GaAs. 0.65 mm, Si. 2 8 min, and (ie. 2.8 mm A thicker sample of GaAs i.s
shown in Fig 1 31

Gallium arsenide has excellent optical propcnies m hoih ihe irudwavc and long wavewindows. but iLs upper operating temperature is limited to ~460"C by free carrier
absorption Its high refractive index demands giHxl antirencction coatings and its
poor erosion resistance requires good protective coalings for external use.
Gallium phosphide is an excellent midwave material and has 2-color capability at rixim
temperature because emittance is not significant At elevated temperature, emission
from weak absorption band.s obliterates the long wave region At best, GaP has a
small usable window from about 8 8.5 pin at elevated temperature The upper
operating temperature of GaP is estimated at -640°r, limited by free carrier
absorption Gallium phosphide has outstanding thermal shock resistance
better
than sapphire — for rapid licaling environments Gallium phosphide, like GaAs, Si.
.ind Gc has a large change of refractive index with tcm|)cralutc (dnldT in Table 1 SI.
which cau.scs optical distortions when there is a temperature gradient across the
window Tlic erosion resistance of GaP is similar to that of ZnS. which is only
modest Gallium phosphide requires antirellectiun coatings and good protective
coatings for external use.
Zinc sulf'-de comes m at least three varieties called standard graxle. muliispeciral (or
rieanran'Ki* or WatcrclcartS) and elementalf^ All three types, which arc di.scussed in
Section 5.3.1, have gtKtd transmittance from 8 10 pm, beyond which absorption

‘"Clcanran" is a trademark of Morton CVD Materials, Woburn, MA "Waicrclear' is a
trademark of Sassoon Advanceil Materials, Dumbarton. Scotland. "Elemental" is a
trademark of Raytheon Systems Co., Lexington. MA
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APPENDIX 4

The Electromagnetic Spectrum
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APPENDIX 5
EXCEL SPREADSHEET SPOIA

FOURIER ONE DIMENSIONAL HEAT
FLOW IDUATION - SPOIA
3 LAYER THERMAL RESISTANCE
CALCULATION FOR 100 GHz MPA
Thermal
Resistance
Ll=thickness of GaAs
L2=^thickncss of epoxy
L3=thickness of Aluminium
kl=thcrmal conductivity of GaAs
k2-^thermal conductivity of epoxy
k3=thermal conductivity of ALUMINA
Al=CSAOF GaAs
A2=CSA OF epoxy
A3=ALUMinium
tl=higher temperature
t2=lowcr temperature
q=heat flow or DC power input
Rf==total resistance [transistor surface on
MMIC to aluminium easel
Temntrature increase

UNITS
meters
meters
meters
W.m/K
W.m/K
W.m/K
sq. meters
sq. meters
sq. meters
K
K
W
K/W
K

VALUES
6.35E-()4
3.00E-05
L50E-02
45.5
2
L70E+02
5.()()E-()6
5.{)()E-()6
5.()()E-()6

R-th

Rl =
R2=
R3=

VALUES
2.79E+00
3
L76E+01

L92E+0()
2.34E+01
4.50 E+01

ASSUMPTIONS
. The heat is distributed evenly across the
suface of the 100 GHz MPA chip.
2. Ideal conditions apply at interface surfaces;
i.e. no air gap between layers
and perfectly smooth surfaces.
3. Heat spreading angle is zero.

SPOIA: TheiTnal resistance calculation for a 3 layer GoAs - silver epoxy -aluminium body using customised
excel spreadsheet SPOT
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EXCEL SPREADSHEET SPOIB -HEAT SPREADING

FOURIER ONE DIMENSIONAL HEAT FLOW
EOLATION-SPOIB
3 LAYER THERMAL RESISTANCE
CALCULATION FOR 100 GHz MPA

Ll=thickness of GaAs

meters

6.35E-04

Thermal
Resistance
Rth
Rl =

L2=^thickness of epoxy

meters

3.00E-05

R2=

3

1.50E-02

R3=

L35E+00

UNITS

VALUES

L3=thickness of ALUminium

meters

kl=thermal conductivity of GaAs

W.m/K

45.5

k2='therinal conductivity of epoxy

W.m/K

2

k3=thernial conductivity of ALUMINA

W.m/K

L70E+02

Al=CSAOF GaAs

sq. meters

5.00E-06

A2=CSA OF epoxy

sq. meters

5.00E-06

A3=CSA of Aluminium at surface

sq. meters

6.52E-05

11 =highcr temperature

K

VALUES
2.79E+00

22 DEG.
Spreading

t2=lowcr temperature

K

q=heat flow or DC power input
Rt=total resistance [transistor surface on MMIC to
aluminium easel

W
K/W

7.14E+00

temgfrature increase

K

1.37E+01

L92E+00

ASSUMPTIONS
1. The heat is distributed evenly across the suface of the
100 GHz MPA chip.
2. Ideal conditions apply at interface surfaces; i.e. no air
gap between layers and perfectly smooth surfaces.
3. Fleat spreading angle is 22 degrees included angle.

SPOJB: Thermal resistance calculation for a 3 layer GoAs - silver epoxy -aluminium body using customised
excel spreadsheet SPOl and introducing the concept of heat spreading as applied to the 100 GHz MPA as
mounted in the x4 amplifier module.
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EXCEL SPREADSHEET SP02- FET ONLY

THERMAL RESISTANCE CALCULATION FOR MULTIPLE GATE FET IN 100
GHz MMIC
dcsiiii variable for FET
gate to gate spacing (centre to centre)
Die thickness
Gate Width
Gate Length
Number of Gates
Thermal Conductivity of GaAs |300Kj

flVmbol
S
h
Wg
Lg
n
k

A= cosh(PI(S+Lg)/(4*h))
B= cosh(PI(S-Lg)/(4*h))
C"^ sqrt (A/B)+1
D= sqrt (A/B)-1
M= 2*(C/D)

1.000224982
1.000217179
2.0000039
3.9004E-06
1025537.39

E=

1.999999983
1.72102E-08
21560.18975

P= 2*(sqrt(E/F))

Units
metres
metres
metres
metres
W/m.K

R=ThermaI Resistance=

383.18

KAV

Power Input to FET
Temperature Increase=

0.24
91.96

W
K

value
1.70E-05
6.35E-04
4.50E-05
1.50E-07
8.00E+00
45

SP02: Thennal Resistance Calculation for 100 GHz MPA using customised excel spreadsheet SP02
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